

# W55RP20 Datasheet (Preliminary)

Version 0.1.0



<http://www.wiznet.co.kr>

# Table of Contents

Table of Contents .....	2
List of table .....	4
List of figures .....	5
1 Introduction.....	6
2 Description .....	7
3 Pinout and descriptions.....	8
3.1 Pin layout.....	8
3.2 Pin description.....	8
4 Functional Overview .....	12
4.1 System Architecture .....	13
4.2 Boot sequence .....	13
4.2.1 Bootrom .....	13
4.3 Memories .....	14
4.4 DMA .....	15
4.5 Power and Reset.....	15
4.5.1 Power Supplies .....	15
4.5.2 Power Control .....	15
4.5.3 Resets .....	15
4.6 Clocks.....	16
4.6.1 Clocks.....	16
4.6.2 Crystal Oscillator (XOSC) .....	16
4.6.3 Ring Oscillator (ROSC).....	16
4.6.4 PLL.....	16
4.7 GPIO.....	16
4.8 PIO .....	17
4.9 Peripheral .....	18
4.9.1 USB.....	18
4.9.2 UART .....	18
4.9.3 I2C .....	18
4.9.4 SPI.....	18
4.9.5 PWM .....	19
4.9.6 Timer .....	19
4.9.7 Watchdog .....	19
4.9.8 RTC.....	19
4.9.9 ADC .....	19
4.9.10 SSL .....	20
4.10 TCP/IP Offload Engine (TOE) .....	20

---

<b>5 Mechanical standards</b> .....	<b>21</b>
5.1 Packaging information .....	21
5.2 Recommended PCB Footprint .....	21
5.3 Solder profile .....	21
5.4 Electrical Characteristics .....	22
5.4.1 Absolute Maximum Ratings .....	22
5.4.2 ESD Performance.....	22
5.4.3 Thermal Performance .....	23
5.4.4 GPIO Electrical Characteristics .....	23
5.4.5 Power Supplies .....	25
5.4.6 Power Consumption .....	25
5.4.1 Transformer Characteristics.....	26
5.4.2 MDIX .....	26
<b>Document History Information</b> .....	<b>27</b>

## List of table

Table 1. W55RP20 features and peripheral counts .....	7
Table 2. Pin Type Notation .....	8
Table 3. W55RP20 Pin Description .....	9
Table 4. General Purpose Input/Output (GPIO) User Bank Functions.....	17
Table 5. QFN68 VARIATIONS.....	21
Table 6. Solder profile values .....	22
Table 7. Absolute maximum ratings for digital IO and TOE block .....	22
Table 8. ESD performance for all pins, unless otherwise stated .....	22
Table 9. Thermal Performance .....	23
Table 10. Digital IO characteristics - Standard and FT unless otherwise stated .....	23
Table 11. USB IO characteristics .....	24
Table 12. ADC characteristics .....	24
Table 13. Oscillator pin characteristics when using a Square Wave input .....	24
Table 14. TOE W5500 IO characteristics .....	25
Table 15. TOE W5500 Crystal Characteristics .....	25
Table 16. Power Supply Specifications .....	25
Table 17. Transformer Characteristics .....	26

## List of figures

Figure 1. W55RP20 Chip.....	7
Figure 2. W55RP20 pin layout .....	8
Figure 3. W55RP20 System Architecture.....	13
Figure 4. Memory Map.....	14
Figure 5. Package Dimensions .....	21
Figure 6. Classification profile (not to scale) .....	22
Figure 7. Transformer Type .....	26

# 1 Introduction

This chip is a System-in-Package (SiP) solution that integrates WIZnet's W5500 Ethernet controller with the RP2040 microcontroller from Raspberry Pi, providing networking and processing capabilities for IoT devices and smart applications. The W5500 supports a hardware TCP/IP stack, simplifying network connectivity and communication management, and offers an efficient solution without the need for external memory. The RP2040 features a dual-core ARM Cortex-M0+ processor, enabling fast data processing and multitasking capabilities to handle multiple tasks simultaneously.

This chip is designed to be compatible with various programming environments, supporting languages such as Python and C/C++, making it easier for developers to implement applications. Additionally, it supports various external interfaces and GPIO, ADC, UART, SPI, and I2C, facilitating connections with sensors, actuators, and other peripheral devices.

## Key Features:

- Dual ARM Cortex-M0+ @ 133MHz
- Hardwired TCP/IP stack
- 2MByte Flash memory on-chip
- 264kB on-chip SRAM in six independent banks
- DMA controller
- Fully-connected AHB crossbar
- Interpolator and integer divider peripherals
- On-chip programmable LDO to generate core voltage
- 2 on-chip PLLs to generate USB and core clocks
- 23 GPIO pins, 4 of which can be used as analogue inputs
- Peripherals
  - 2 UARTs
  - 2 SPI controllers
  - 2 I2C controllers
  - 16 PWM channels
  - USB 1.1 controller and PHY, with host and device support
  - 8 PIO state machines
- Supported Network Protocols
  - TCP
  - UDP
  - IPv4
  - ICMP
  - ARP
  - IGMP
  - PPPoE

## 2 Description



Figure 1. W55RP20 Chip

The main clock speed of the W55RP20 supports a CPU frequency of up to 133 MHz, and it has 2 MB of flash memory and 264 kB of SRAM built-in. It includes an integrated Ethernet PHY and is equipped with a total of 5 timers (1 Watchdog Timer and 4 General Timers).

Additionally, it supports up to 16 PWM channels and up to 2 UART, SPI, and I2C communication interfaces. There are a total of 8 TCP/IP sockets, 23 GPIO pins, and 12 DMA channels. The operating voltage range is from 1.8V to 3.3V, and the operating temperature range is from -40°C to 85°C.

For specific information about the chip, please refer to the <sup>1</sup>RP2040 Datasheet and <sup>2</sup>W5500 Datasheet.

The SDK supports various development environments such as C/C++, MicroPython, CircuitPython, FreeRTOS, Arduino, and LwIP, and it provides protocol supports such as AWS, Azure, TLS, SSL, MQTT, and HTTP.

Table 1. W55RP20 features and peripheral counts

Peripherals		W55RP20
Flash memory in Mbytes		2Mbytes
SRAM in Kbytes		264kB on-chip SRAM in six independent banks
Timer	Watch Dog	1
	Timer	4
	PWM	Up to 16
Comm	UART	Up to 2
	SPI	Up to 2
	TCP/IP Socket	8
Internal PHY		Yes
GPIOs		23-GPIO pins
DMA channel		12ch
CPU frequency		Up to 133MHz
Operating voltage		1.8 to 3.3 DC
Operating temperatures		-40°C to 85°C
Package		QFN68, 8x8mm

<sup>1</sup> RP2040 Datasheet Link : [https://docs.wiznet.io/Product/ioNIC/W55RP20/documents\\_md#rp2040-datasheet](https://docs.wiznet.io/Product/ioNIC/W55RP20/documents_md#rp2040-datasheet)

<sup>2</sup> W5500 Datasheet Link : <https://docs.wiznet.io/Product/iEthernet/W5500/datasheet>

### 3 Pinout and descriptions

#### 3.1 Pin layout




Figure 2. W55RP20 pin layout

#### 3.2 Pin description

Table 2. Pin Type Notation

Type	Description
I	Input
O	Output
I/O	Input / Output
A	Analog
PWR	3.3V power
GND	Ground



Table 3. W55RP20 Pin Description

Pin No	Symbol	Chip	Type	Description
1	TXN	W5500	AO	<b>TXP/TXN differential signal pair</b> The differential data is transmitted to the media on the TXP/TXN signal pair.
2	TXP	W5500	AO	
3	AVDD	W5500	PWR	<b>TOE Analog 3.3V power</b>
4	RXN	W5500	AI	<b>RXP/RXN differential signal pair</b> The differential data from the media is received on the RXP/RXN signal pair
5	RXP	W5500	AI	
6	AVDD	W5500	PWR	<b>TOE Analog 3.3V power</b>
7	EXRES1	W5500	AI/O	<b>External Resistor pin</b> Connect a resistor of 12.4KΩ to the AGND. (Refer to the “Reference schematic”)
8	AVDD	W5500	PWR	<b>TOE Analog 3.3V power</b>
9	GPIO4	RP2040	I/O	General-purpose digital input and output.
10	GPIO5	RP2040	I/O	General-purpose digital input and output.
11	GPIO6	RP2040	I/O	General-purpose digital input and output.
12	GPIO7	RP2040	I/O	General-purpose digital input and output.
13	IOVDD	RP2040	PWR	<b>Digital IO Supply</b> Power supply for digital GPIOs, nominal voltage 3.3V
14	GPIO8	RP2040	I/O	General-purpose digital input and output.
15	GPIO9	RP2040	I/O	General-purpose digital input and output.
16	GPIO10	RP2040	I/O	General-purpose digital input and output.
17	GPIO11	RP2040	I/O	General-purpose digital input and output.
18	GPIO12	RP2040	I/O	General-purpose digital input and output.
19	GPIO13	RP2040	I/O	General-purpose digital input and output.
20	GPIO14	RP2040	I/O	General-purpose digital input and output.
21	GPIO15	RP2040	I/O	General-purpose digital input and output.
22	TESTEN	RP2040	I	<b>Factory test mode pin</b> Tie to GND.
23	XIN	RP2040	AI	<b>Crystal input/output</b> Connect a crystal to RP2040’s crystal oscillator. XIN can also be used as a single-ended CMOS clock input, with XOUT disconnected. The USB bootloader requires a 12MHz crystal or 12MHz clock input.
24	XOUT	RP2040	AO	
25	IOVDD	RP2040	PWR	<b>Digital IO Supply</b> Power supply for digital GPIOs, nominal voltage 3.3V
26	DVDD	RP2040	PWR	<b>Digital core power supply</b> nominal voltage 1.1V. Can be connected to VREG_VOUT, or to some other board-level power supply.
27	SWCLK	RP2040	O	<b>Debug clock/data</b> Access to the internal Serial Wire Debug multi-drop bus. Provides debug access to both
28	SWD	RP2040	I/O	

				processors, and can be used to download code.
29	RUN	RP2040	I	<b>Global asynchronous reset pin</b> Reset when driven low, run when driven high. If no external reset is required, this pin can be tied directly to IOVDD.
30	GPIO16	RP2040	I/O	General-purpose digital input and output.
31	AVDD	W5500	PWR	<b>TOE Analog 3.3V power</b>
32	VBG	W5500	AO	<b>Output of band gap</b>
33	TOCAP	W5500	AO	<b>External Reference Capacitor</b> This pin must be connected to a 4.7uF capacitor. The trace length to capacitor should be short to stabilize the internal signals.
34	AVDD	W5500	PWR	<b>TOE Analog 3.3V power</b>
35	1V2O	W5500	PWR	<b>1.2V regulator output voltage</b> Connect 10nF capacitor.
36	SPDLED	W5500	O	<b>Speed LED</b> This shows the Speed status of the connected link. Low: 100Mbps High: 10Mbps
37	LINKLED	W5500	O	<b>Link LED</b> This shows the Link status. Low: Link is established High: Link is not established
38	DUPLED	W5500	O	<b>Duplex LED</b> This shows the Duplex status for the connected link. Low: Full-duplex mode High: Half-duplex mode
39	ACTLED	W5500	O	<b>Active LED</b> This shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (PMD) during TX or RX activity. Low: Carrier sense from the active PMD High: No carrier sense
40	GPIO18	RP2040	I/O	General-purpose digital input and output.
41	GPIO19	RP2040	I/O	General-purpose digital input and output.
42	VDD	W5500	PWR	<b>TOE Digital 3.3V Power</b>
43	IOVDD	RP2040	PWR	<b>Digital IO Supply</b> Power supply for digital GPIOs, nominal voltage 3.3V
44	XI	W5500	AI	<b>25MHz crystal input/output</b> A 25MHz crystal and oscillator is used to connect these pins.
45	XO	W5500	AO	
46	GPIO26/ADC0	RP2040	I/O	General-purpose digital input and output, with analogue-to-digital converter function.
47	GPIO27/ADC1	RP2040	I/O	General-purpose digital input and output, with analogue-to-digital converter function.
48	GPIO28/ADC2	RP2040	I/O	General-purpose digital input and output, with analogue-to-digital converter function.
49	GPIO29/ADC3	RP2040	I/O	General-purpose digital input and output, with

				analogue-to-digital converter function.																																							
50	PMODE2	W5500	I	<b>PHY Operation mode select pins</b> These pins determine the network mode. Refer to the below table for details. Default: Pull-up(77kΩ)																																							
51	PMODE1	W5500	I																																								
52	PMODE0	W5500	I		<table border="1"> <thead> <tr> <th colspan="3">PMODE[2:0]</th> <th rowspan="2">Description</th> </tr> <tr> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>10BT Half-duplex, Auto-negotiation disabled</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>10BT Full-duplex, Auto-negotiation disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>100BT Half-duplex, Auto-negotiation disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>100BT Full-duplex, Auto-negotiation disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>100BT Half-duplex, Auto-negotiation enabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Not used</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Not used</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>All capable, Auto-negotiation enabled</td> </tr> </tbody> </table>	PMODE[2:0]			Description	2	1	0	0	0	0	10BT Half-duplex, Auto-negotiation disabled	0	0	1	10BT Full-duplex, Auto-negotiation disabled	0	1	0	100BT Half-duplex, Auto-negotiation disabled	0	1	1	100BT Full-duplex, Auto-negotiation disabled	1	0	0	100BT Half-duplex, Auto-negotiation enabled	1	0	1	Not used	1	1	0	Not used	1	1	1
PMODE[2:0]			Description																																								
2	1	0																																									
0	0	0	10BT Half-duplex, Auto-negotiation disabled																																								
0	0	1	10BT Full-duplex, Auto-negotiation disabled																																								
0	1	0	100BT Half-duplex, Auto-negotiation disabled																																								
0	1	1	100BT Full-duplex, Auto-negotiation disabled																																								
1	0	0	100BT Half-duplex, Auto-negotiation enabled																																								
1	0	1	Not used																																								
1	1	0	Not used																																								
1	1	1	All capable, Auto-negotiation enabled																																								
53	IOVDD	RP2040	PWR	<b>Digital IO Supply</b> Power supply for digital GPIOs, nominal voltage 3.3V.																																							
54	ADC_AVDD	RP2040	PWR	<b>ADC supply</b> Power supply for analogue-to-digital converter, nominal voltage 3.3V.																																							
55	VREG_VIN	RP2040	PWR	<b>Voltage regulator input supply</b> Power input for the internal core voltage regulator, nominal voltage 1.8V to 3.3V.																																							
56	VREG_VOUT	RP2040	PWR	<b>Voltage regulator output</b> Power output for the internal core voltage regulator, nominal voltage 1.1V, 100mA max current.																																							
57	USB_DM	RP2040	I/O	USB controller, supporting Full Speed device and Full/Low Speed host. A 27Ω series termination resistor is required on each pin, but bus pullups and pulldowns are provided internally.																																							
58	USB_DP	RP2040	I/O																																								
59	USB_VDD	RP2040	PWR	<b>USB supply</b> Power supply for internal USB Full Speed PHY, nominal voltage 3.3V																																							
60	IOVDD	RP2040	PWR	<b>Digital IO Supply</b>																																							

				Power supply for digital GPIOs, nominal voltage 3.3V
61	DVDD	RP2040	PWR	Digital core power supply, nominal voltage 1.1V. Can be connected to VREG_VOUT, or to some other board-level power supply
62	VDD	Flash	PWR	Power supply of the Flash Memory
63	BOOT	RP2040	I	<b>BOOT Pin</b> When power is applied and during reset, if the BOOT pin is low, the device enters BOOTSEL mode.
64	IOVDD	RP2040	PWR	<b>Digital IO Supply</b> Power supply for digital GPIOs, nominal voltage 3.3V
65	GPIO0	RP2040	I/O	General-purpose digital input and output.
66	GPIO1	RP2040	I/O	General-purpose digital input and output.
67	GPIO2	RP2040	I/O	General-purpose digital input and output.
68	GPIO3	RP2040	I/O	General-purpose digital input and output.
69	GND	Common	GND	Ground

## 4 Functional Overview

- External Memory Execution: Code can be executed directly from external memory via SPI, I2C, or QSPI interfaces.
- Debug Interface: Available through the SWD interface.
- Internal SRAM: Addressable 264 kB area, divided into 6 banks allowing parallel access.
- DMA Bus Master: Offloads repetitive data transfer tasks from the processor.
- GPIO Control: Can be driven directly or through various dedicated logic functions.
- PIO Controllers: Can provide a variety of IO functions.
- USB Controllers: Provides FS/LS host or device connectivity under software control via the integrated PHY.
- ADC: There are 4 ADC inputs shared with GPIO pins.
- PLLs: Two PLLs provide a fixed 48MHz clock for USB or ADC and a system clock up to 133MHz.
- Internal Voltage Regulator: Supplies core voltage, so the final product only needs to supply IO voltage.

## 4.1 System Architecture




Figure 3. W55RP20 System Architecture

## 4.2 Boot sequence

The boot sequence of the W55RP20 involves the coordinated operation of several components until the processor resets and the bootrom is executed. Before the processor begins execution, the bootrom is launched through the following sequence:

- Power is supplied to the chip, and the RUN pin goes high.
- The On-Chip Voltage Regulator waits until the digital core supply (DVDD) is stabilized.
- The Power-On State Machine starts, and the bootrom is executed.

### 4.2.1 Bootrom

The bootrom is a 16 KB embedded software within the chip, responsible for the "processor-controlled" phase of the boot sequence. It includes the following functionalities:

- Processor core0 initial boot sequence
- Processor core1 low power wait and launch protocol
- USB MSC class-compliant bootloader with UF2 support for downloading code/data to FLASH or RAM
- USB PICOBOT bootloader interface for advanced management
- Routines for programming and manipulating the external flash
- Fast floating point library
- Fast bit counting / manipulation functions
- Fast memory fill/copy functions

*For more detailed information, please refer to sections 2.7 Boot Sequence and 2.8 Bootrom in the RP2040 datasheet.*

### 4.3 Memories

The W55RP20 includes 16 Kbytes of ROM, 264 Kbytes of SRAM, and 2 Mbytes of Flash. The ROM is located at address 0x0000\_0000 and includes the following components:

- Initial startup routine
- Flash boot sequence
- Flash programming routines
- USB mass storage device with UF2 support
- Utility libraries such as fast floating point

The SRAM is located at address 0x2000\_0000 and is organized into four 64 KB banks and two 4 KB banks.

The Flash memory is located at address 0x1000\_0000 and can be accessed via the QSPI interface through XIP.




Figure 4. Memory Map

For more detailed information, please refer to sections 2.2 Address Map and 2.6 Memory in the RP2040 datasheet.

## 4.4 DMA

The W55RP20's Direct Memory Access (DMA) controller handles large data transfers, allowing the processor to switch to other tasks or low-power states. It supports memory-to-peripheral, peripheral-to-memory, and memory-to-memory transfers through 12 independent channels. Each channel has control and status registers for programming and monitoring. The DMA can read and write up to 32 bits of data per clock cycle, improving data throughput.

*For more detailed information, please refer to section 2.5 DMA in the RP2040 datasheet.*

## 4.5 Power and Reset

### 4.5.1 Power Supplies

In most applications, some of these supplies can be combined and connected to a single power source. IOVDD, USB\_VDD, and ADC\_AVDD can be powered directly from a single 3.3V supply. DVDD is regulated from the 3.3V supply using the on-chip voltage regulator. VREG\_OUT should be connected to the DVDD pin.

Detailed power supply parameters are provided in Section 5.4.5, "Power Supplies".

*For more detailed information, please refer to section 2.9 Power Supplies and 5.6 Power Supplies in the RP2040 datasheet.*

### 4.5.2 Power Control

The following methods can be used to reduce dynamic power in the W55RP20:

- Top-level clock gating of individual peripherals and functional blocks
- Automatic control of top-level clock gates based on processor sleep state
- On-the-fly changes to system clock frequency or system clock source
- Zero-dynamic-power DORMANT state, waking on GPIO event or RTC IRQ

The following methods can be used to reduce static power in the W55RP20:

- Place memories into state-retaining power down state
- Power gating on peripherals that support this, e.g. ADC, temperature sensor

*For more detailed information, please refer to section 2.11 Power Control in the RP2040 datasheet.*

### 4.5.3 Resets

The W55RP20's chip-level reset subsystem resets the entire chip to its initial state. This occurs under the following conditions:

- Initial power on
- During a power supply brown-out event
- Chip's RUN pin is taken low
- via Rescue Debug port

This subsystem has two reset outputs: rst\_n\_psm and rst\_n\_dp. The rst\_n\_psm resets the entire chip except for the debug port, while rst\_n\_dp only resets the Rescue DP. Both outputs remain low during initial power on, brown-out events, and when the RUN pin is low. Additionally, rst\_n\_psm can be held low through the Rescue DP.

*For more detailed information, please refer to section 2.12 Chip-Level Reset in the RP2040 datasheet.*

## 4.6 Clocks

### 4.6.1 Clocks

The clocks block of the W55RP20 provides independent clocks to internal and external components of the chip. It can receive multiple clock sources and allows clocks to be started or stopped independently.

Clock sources include an on-chip ring oscillator, a crystal oscillator, external clocks, and PLLs. The clock generator feature allows the selected clock source to be divided and output accordingly.

*For more detailed information, please refer to section 2.15 Clocks in the RP2040 datasheet.*

### 4.6.2 Crystal Oscillator (XOSC)

The XOSC in the W55RP20 uses an external crystal to generate an accurate reference clock. The W55RP20 supports crystals ranging from 1 MHz to 15 MHz.

*For more detailed information, please refer to section 2.16 Crystal Oscillator (XOSC) in the RP2040 datasheet.*

### 4.6.3 Ring Oscillator (ROSC)

The ROSC is an on-chip oscillator made up of a ring of inverters. It requires no external components and automatically starts when power is supplied.

*For more detailed information, please refer to section 2.17 Ring Oscillator (ROSC) in the RP2040 datasheet.*

### 4.6.4 PLL

The PLL (Phase-Locked Loop) is designed to take a reference clock and amplify the frequency using a Voltage Controlled Oscillator (VCO). Since the VCO must operate at high frequencies (750~1600 MHz), there are two dividers, `pll_sys` and `pll_usb`, that divide the VCO frequency before distributing it to the clock generator.

*For more detailed information, please refer to section 2.18 PLL in the RP2040 datasheet.*

## 4.7 GPIO

The W55RP20 has 30 multifunctional General Purpose Input/Output (GPIO) pins divided into two banks. Six pins from the QSPI bank are used for executing code from flash memory. The available pins are listed in the table below. GPIO26, GPIO27, GPIO28, and GPIO29 can also be used as inputs for the analog-to-digital converter.



Table 4. General Purpose Input/Output (GPIO) User Bank Functions

GPIO	F1	F2	F3	F4	F5	F6	F7	F9
0	SPIO RX	UART0 TX	I2C0 SDA	PWM0 A	SIO	PIO0	PIO1	USB OVCUR DET
1	SPIO CSn	UART0 RX	I2C0 SCL	PWM0 B	SIO	PIO0	PIO1	USB VBUS DET
2	SPIO SCK	UART0 CTS	I2C1 SDA	PWM1 A	SIO	PIO0	PIO1	USB VBUS EN
3	SPIO TX	UART0 RTS	I2C1 SCL	PWM1 B	SIO	PIO0	PIO1	USB OVCUR DET
4	SPIO RX	UART1 TX	I2C0 SDA	PWM2 A	SIO	PIO0	PIO1	USB VBUS DET
5	SPIO CSn	UART1 RX	I2C0 SCL	PWM2 B	SIO	PIO0	PIO1	USB VBUS EN
6	SPIO SCK	UART1 CTS	I2C1 SDA	PWM3 A	SIO	PIO0	PIO1	USB OVCUR DET
7	SPIO TX	UART1 RTS	I2C1 SCL	PWM3 B	SIO	PIO0	PIO1	USB VBUS DET
8	SPI1 RX	UART1 TX	I2C0 SDA	PWM4 A	SIO	PIO0	PIO1	USB VBUS EN
9	SPI1 CSn	UART1 RX	I2C0 SCL	PWM4 B	SIO	PIO0	PIO1	USB OVCUR DET
10	SPI1 SCK	UART1 CTS	I2C1 SDA	PWM5 A	SIO	PIO0	PIO1	USB VBUS DET
11	SPI1 TX	UART1 RTS	I2C1 SCL	PWM5 B	SIO	PIO0	PIO1	USB VBUS EN
12	SPI1 RX	UART0 TX	I2C0 SDA	PWM6 A	SIO	PIO0	PIO1	USB OVCUR DET
13	SPI1 CSn	UART0 RX	I2C0 SCL	PWM6 B	SIO	PIO0	PIO1	USB VBUS DET
14	SPI1 SCK	UART0 CTS	I2C1 SDA	PWM7 A	SIO	PIO0	PIO1	USB VBUS EN
15	SPI1 TX	UART0 RTS	I2C1 SCL	PWM7 B	SIO	PIO0	PIO1	USB OVCUR DET
16	SPIO RX	UART0 TX	I2C0 SDA	PWM0 A	SIO	PIO0	PIO1	USB VBUS DET
18	SPIO SCK	UART0 CTS	I2C1 SDA	PWM1 A	SIO	PIO0	PIO1	USB OVCUR DET
19	SPIO TX	UART0 RTS	I2C1 SCL	PWM1 B	SIO	PIO0	PIO1	USB VBUS DET
26	SPI1 SCK	UART1 CTS	I2C1 SDA	PWM5 A	SIO	PIO0	PIO1	USB VBUS EN
27	SPI1 TX	UART1 RTS	I2C1 SCL	PWM5 B	SIO	PIO0	PIO1	USB OVCUR DET
28	SPI1 RX	UART0 TX	I2C0 SDA	PWM6 A	SIO	PIO0	PIO1	USB VBUS DET
29	SPI1 CSn	UART0 RX	I2C0 SCL	PWM6 B	SIO	PIO0	PIO1	USB VBUS EN

For more detailed information, please refer to section 2.19 GPIO in the RP2040 datasheet.

## 4.8 PIO

The W55RP20 contains two identical PIO (Programmable Input/Output) blocks, one of which is used for communication with the W5500. PIO is a versatile hardware interface that can support various IO standards, including:

- 8080 and 6800 parallel bus
- I2C
- 3-pin I2S
- SDIO
- SPI, DSPI, QSPI
- UART
- DVI or VGA

For more detailed information, please refer to section 3. PIO in the RP2040 datasheet.

## 4.9 Peripheral

### 4.9.1 USB

The W55RP20 includes a USB 2.0 controller capable of operating at full speed (12 Mbps). When acting as a host, it can communicate with both low-speed (1.5 Mbps) and full-speed devices.

The USB controller hardware handles low-level USB protocol processing. Therefore, programmers need to configure the controller and manage data buffers according to the events occurring on the bus.

*For more detailed information, please refer to section 4.1 USB in the RP2040 datasheet.*

### 4.9.2 UART

The W55RP20 has two UART peripheral instances, supporting the following features:

- Separate 32 x 8 Tx FIFOs and 32 x 12 Rx FIFOs
- Programmable baud rate generator (up to 7.8 Mbaud)
- Addition and removal of standard asynchronous communication bits (start, stop, parity)
- Line break detection
- Programmable serial interface (5, 6, 7, 8 bits)
- 1 or 2 stop bits
- Programmable hardware flow control

*For more detailed information, please refer to section 4.2 UART in the RP2040 datasheet.*

### 4.9.3 I2C

The two identical I2C controllers in the W55RP20 are based on the Synopsys DW\_app\_i2c (v2.0.1) IP configuration and support the following features:

- Master or slave mode (default master)
- Standard mode, Fast mode, and Fast Plus mode
- Default slave address 0x055
- 10-bit address support in master mode
- 16-element transmit buffer
- 16-element receive buffer
- DMA capable
- Interrupt generation

*For more detailed information, please refer to section 4.3 I2C in the RP2040 datasheet.*

### 4.9.4 SPI

The two identical SPI controllers in the W55RP20 are based on the ARM Primecell Synchronous Serial Port (SSP) (PL022) and support the following features:

- Master or slave mode
- 8-depth Tx and Rx FIFOs
- Interrupt generation for providing FIFO data or indicating error conditions
- DMA capable
- Programmable clock speed
- Programmable data size (4~16 bits)

*For more detailed information, please refer to section 4.4 SPI in the RP2040 datasheet.*

### 4.9.5 PWM

The PWM block of the W55RP20 consists of 8 identical slices. Each slice can produce two PWM outputs or measure the frequency or duty cycle of an input signal. Up to 16 PWM outputs can be controlled, and all GPIO pins can be driven by the PWM block.

The PWM slices support the following features:

- 16-bit counter
- 8.4 fractional clock divider
- Two output channels with independent duty cycles ranging from 0% to 100%
- Dual-slope and trailing-edge modulation
- Edge detection input mode for frequency measurement
- Level detection input mode for duty cycle measurement
- Configurable counter wrap
- Interrupts and DMA requests on counter wrap

*For more detailed information, please refer to section 4.5 PWM in the RP2040 datasheet.*

### 4.9.6 Timer

The system timer peripheral in the W55RP20 provides a global microsecond timebase for the device and generates interrupts based on this timebase. The timer supports the following features:

- 64-bit single counter that increments once per microsecond
- Can be read via latching registers, allowing reading on a 32-bit bus without race conditions
- Four alarms

*For more detailed information, please refer to section 4.6 Timer in the RP2040 datasheet.*

### 4.9.7 Watchdog

The watchdog is a countdown timer that can reboot the chip when it reaches zero. It is useful for restarting the processor if software gets stuck in an infinite loop. The programmer must periodically write to the watchdog to prevent it from reaching zero.

*For more detailed information, please refer to section 4.7 Watchdog in the RP2040 datasheet.*

### 4.9.8 RTC

The Real-Time Clock (RTC) provides time in a human-readable format and can be used to generate interrupts at specific times.

*For more detailed information, please refer to section 4.8 RTC in the RP2040 datasheet.*

### 4.9.9 ADC

The internal ADC of the W55RP20 is a 12-bit SAR ADC with a speed of 500ksps. It supports four GPIO inputs and one internal temperature sensor input, and it features sample FIFO, interrupt generation, and a DMA interface.

*For more detailed information, please refer to section 4.9 ADC in the RP2040 datasheet.*

#### 4.9.10 SSL

The W55RP20 includes an SSI controller on the QSPI pins, which communicates with flash memory and is part of the XIP block.

*For more detailed information, please refer to section 4.10 SSI in the RP2040 datasheet.*

### 4.10 TCP/IP Offload Engine (TOE)

The W5500, part of the W55RP20, is an embedded internet solution from WIZnet, utilizing their Hardware TCP/IP technology. This single chip integrates TCP/IP protocol processing along with a 10/100 Ethernet PHY and MAC. Inside the W5500, there is full hardware logic and buffer memory capable of handling communication protocols such as TCP, UDP, IPv4, ICMP, IGMP, ARP, and PPPoE. Users can simultaneously operate up to 8 independent hardware sockets. The W5500 connects to an external MCU via an SPI interface. The SPI on the W5500 supports a maximum SPI main clock of 80MHz and offers a more efficient SPI protocol compared to previous products, enabling high-speed network communication. Additionally, to reduce system power consumption, the W5500 features low-power design, Wake On LAN (WOL), and Power Down modes.

- Support Hardwired TCP/IP Protocols : TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Support 8 independent sockets simultaneously
- Support Power down mode
- Support Wake on LAN over UDP
- Support High Speed Serial Peripheral Interface(SPI MODE 0, 3)
- Internal 32Kbytes Memory for TX/RX Buffers
- 10BaseT/100BaseTX Ethernet PHY embedded
- Support Auto Negotiation (Full and half duplex, 10 and 100-based )
- Not support IP Fragmentation
- 3.3V operation with 5V I/O signal tolerance
- LED outputs (Full/Half duplex, Link, Speed, Active)

*For more detailed information, please refer to the <sup>3</sup>W5500 Datasheet.*

---

<sup>3</sup> W5500 Datasheet Link : <https://docs.wiznet.io/Product/iEthernet/W5500/datasheet>

## 5 Mechanical standards

### 5.1 Packaging information




Figure 5. Package Dimensions

Table 5. QFN68 VARIATIONS

Symbol	Millimeter			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.8	0.85	0.9	0.031	0.033	0.035
A1	0	0.02	0.05	0	0.001	0.002
A3	0.203 REF			0.008 REF		
b	0.15	0.2	0.25	0.006	0.008	0.01
D	8.00 BSC			0.315 BSC		
E	8.00 BSC			0.315 BSC		
e	0.40 BSC			0.016 BSC		
L	0.35	0.4	0.45	0.014	0.016	0.018
K	-0.2	-	-	-0.008	-	-
D2	6.15	6.2	6.25	0.242	0.244	0.246
E2	6.15	6.2	6.25	0.242	0.244	0.246

### 5.2 Recommended PCB Footprint

TBD

### 5.3 Solder profile

Moisture Sensitivity Level : 3

Dry Pack Required: Yes

Table 6. Solder profile values

Average Ramp-Up Rate ( $T_{s_{max}}$ to $T_p$ )	3 ° C/second max.
Preheat	
- Temperature Min ( $T_{s_{min}}$ )	150 ° C
- Temperature Max ( $T_{s_{max}}$ )	200 ° C
- Time ( $t_{s_{min}}$ to $t_{s_{max}}$ )	60-120 seconds
Time maintained above:	
- Temperature ( $T_L$ )	217 ° C
- Time ( $t_L$ )	60-150 seconds
Peak/Classification Temperature ( $T_p$ )	260 + 0/-5 ° C
Time within 5 ° C of actual Peak Temperature ( $t_p$ )	30 seconds
Ramp-Down Rate	6 ° C/second max.
Time 25 ° C to Peak Temperature	8 minutes max.




Figure 6. Classification profile (not to scale)

## 5.4 Electrical Characteristics

### 5.4.1 Absolute Maximum Ratings

Table 7. Absolute maximum ratings for digital IO and TOE block

Parameter	Symbol	Min	Max	Units	Comment
I/O Supply Voltage	IOVDD	-0.5	3.63	V	
Voltage at IO	$V_{pin}$	-0.5	IOVDD + 0.5	V	
TOE Digital Supply Voltage	VDD	-0.5	3.63	V	
TOE Analog Supply Voltage	AVDD	-0.5	3.63	V	

### 5.4.2 ESD Performance

Table 8. ESD performance for all pins, unless otherwise stated

Parameter	Symbol	Max	Units	Comment
Human Body Model	HBM	2	2kV	Compliant with JEDEC

				specification JS-001-2012 (April 2012)
Human Body Model Digital(FT) pins only	HBM	4	kV	Compliant with JEDEC specification JS-001-2012 (April 2012)
Charged Device Model	CDM	500	V	Compliant with JESD22-C101E (December 2009)

### 5.4.3 Thermal Performance

Table 9. Thermal Performance

Parameter	Symbol	Min	Typ	Max	Units	Comment
Case Temperature	$T_C$	-40		85	$^{\circ}\text{C}$	

### 5.4.4 GPIO Electrical Characteristics

Table 10. Digital IO characteristics - Standard and FT unless otherwise stated

Parameter	Symbol	Min	Max	Units	Comment
Pin Input Leakage	$I_{IN}$		1	$\mu\text{A}$	
Input Voltage High @ IOVDD=1.8V	$V_{IH}$	$0.65 * IOVDD$	$IOVDD + 0.3$	V	
Input Voltage High @ IOVDD=2.5V	$V_{IH}$	1.7	$IOVDD + 0.3$	V	
Input Voltage High @ IOVDD=3.3V	$V_{IH}$	2	$IOVDD + 0.3$	V	
Input Voltage Low @ IOVDD=1.8V	$V_{IL}$	-0.3	$0.35 * IOVDD$	V	
Input Voltage Low @ IOVDD=2.5V	$V_{IL}$	-0.3	0.7	V	
Input Voltage Low @ IOVDD=3.3V	$V_{IL}$	-0.3	0.8	V	
Input Hysteresis Voltage @ IOVDD=1.8V	$V_{HYS}$	$0.1 * IOVDD$		V	Schmitt Trigger enabled
Input Hysteresis Voltage @ IOVDD=2.5V	$V_{HYS}$	0.2		V	Schmitt Trigger enabled
Input Hysteresis Voltage @ IOVDD=3.3V	$V_{HYS}$	0.2		V	Schmitt Trigger enabled
Output Voltage High @ IOVDD=1.8V	$V_{OH}$	1.24	IOVDD	V	$I_{OH} = 2, 4, 8$ or $12\text{mA}$ depending on setting
Output Voltage High @ IOVDD=2.5V	$V_{OH}$	1.78	IOVDD	V	$I_{OH} = 2, 4, 8$ or $12\text{mA}$ depending on setting
Output Voltage High @ IOVDD=3.3V	$V_{OH}$	2.62	IOVDD	V	$I_{OH} = 2, 4, 8$ or $12\text{mA}$ depending on setting
Output Voltage Low @ IOVDD=1.8V	$V_{OL}$	0	0.3	V	$I_{OL} = 2, 4, 8$ or $12\text{mA}$ depending on setting

Output Voltage Low @ IOVDD=2.5V	V <sub>OL</sub>	0	0.4	V	I <sub>OL</sub> = 2, 4, 8 or 12mA depending on setting
Output Voltage Low @ IOVDD=3.3V	V <sub>OL</sub>	0	0.5	V	I <sub>OL</sub> = 2, 4, 8 or 12mA depending on setting
Pull-Up Resistance	R <sub>PU</sub>		80	kΩ	
Pull-Down Resistance	R <sub>PD</sub>		80	kΩ	
Maximum Total IOVDD current	I <sub>IOVDD_M AX</sub>		50	mA	Sum of all current being sourced by GPIO and QSPI pins
Maximum Total VSS current due to IO (IOVSS)	I <sub>IOVSS_MA X</sub>		50	mA	Sum of all current being sourced by GPIO and QSPI pins

Table 11. USB IO characteristics

Parameter	Symbol	Min	Max	Units	Comment
Pin Input Leakage Current	V <sub>IN</sub>		1	uA	
Single Ended Input Voltage High	V <sub>IHSE</sub>	2		V	
Single Ended Input Voltage Low	V <sub>ILSE</sub>		0.8	V	
Differential Input Voltage High	V <sub>IHDIFF</sub>	0.2		V	
Differential Input Voltage Low	V <sub>ILDIFF</sub>		-0.2	V	
Output Voltage High	V <sub>OH</sub>	2.8	USB_VDD	V	
Output Voltage Low	V <sub>OL</sub>	0	0.3	V	
Pull-Up Resistance - RPU2	V <sub>PU2</sub>	0.873	1.548	kΩ	
Pull-Up Resistance - RPU1&2	V <sub>PU&amp;2</sub>	1.398	3.063	kΩ	
Pull-Down Resistance	V <sub>PD</sub>	14.25	15.75	kΩ	

Table 12. ADC characteristics

Parameter	Symbol	Min	Max	Units	Comment
ADC Input Voltage Range	V <sub>PIN_ADC</sub>	0	ADC_AVDD	V	
Effective Number of Bits	ENOB	8.7		Bits	See Section 4.9.3 of RP2040 Datasheet
Resolved Bits			12	Bits	
ADC Input Impedance	R <sub>IN_ADC</sub>	100		kΩ	

Table 13. Oscillator pin characteristics when using a Square Wave input

Parameter	Symbol	Min	Max	Units	Comment
Input Voltage High	V <sub>IH</sub>	0.65*IOVDD	IOVDD + 3	V	XIN only. XOUT floating
Input Voltage Low	V <sub>IL</sub>	0	0.35*IOVDD	V	XIN only. XOUT floating



Table 14. TOE W5500 IO characteristics

Parameter	Symbol	Min	Typ	Max	Units	Comment
Pin Input Leakage	$I_L$			1	$\mu A$	
High level input voltage	$V_{IH}$	2.0		5.5	V	
Low level input voltage	$V_{IL}$	-0.3		0.8	V	
Pull-up Resistor	$R_{PU}$	62	77	112	$k\Omega$	PMODE[2:0]
Low level output voltage @ $I_{OL} = 8mA$	$V_{OL}$			0.4	V	
High level output voltage @ $I_{OH} = 8Ma$	$V_{OH}$	2.4			V	
Low level output Current @ $V_{OL} = 0.4V$	$I_{OL}$	8.6	13.9	18.9	mA	
High level output Current @ $V_{OH} = 0.4V$	$I_{OH}$	12.5	26.9	47.1	Ma	

Table 15. TOE W5500 Crystal Characteristics

Parameter	Range
Frequency	25 MHz
Frequency Tolerance (at 25°C )	$\pm 30$ ppm
Shunt Capacitance	7pF Max
Drive Level	59.12uW/MHz
Load Capacitance	18pF
Aging (at 25°C )	$\pm 3$ ppm / year Max

#### 5.4.5 Power Supplies

Table 16. Power Supply Specifications

Power Symbol	Supplies	Min	Typ	Max	Units
IOVDD	MCU Digital IO	1.62	1.8 / 3.3	3.63	V
DVDD	MCU Digital Core	1.05	1.1	1.16	V
VREG_VIN	Voltage regulator	1.62	1.8 / 3.3	3.63	V
USB_VDD	USB PHY	3.135	3.3	3.63	V
ADC_AVDD	ADC	1.62	3.3	3.63	V
VDD, AVDD	TOE Digital & Analog	2.97	3.3	3.63	V

#### 5.4.6 Power Consumption

TBD

## 5.4.1 Transformer Characteristics

Table 17. Transformer Characteristics

Parameter	Transmit End	Receive End
Turn Ratio	1:1	1:1
Inductance	350uH	350uH




Figure 7. Transformer Type

## 5.4.2 MDIX

W55RP20 does not support auto-MDIX feature. Thus, user should use straight-through cables to connect to other switches or routers and crossover cables to connect to devices such as servers, workstations or another W55RP20. However, user can use either type of cable to connect to other devices with auto-MDIX enabled, and the interface automatically corrects for any incorrect cabling.

## Document History Information

Version	Date	Descriptions
Ver 0.1.0	2-Sep-24	Preliminary document for ES provision. No redistribution allowed.

## Copyright Notice

Copyright 2024 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <https://forum.wiznet.io/>

Sales & Distribution: [sales@wiznet.io](mailto:sales@wiznet.io)

For more information, visit our website at <https://www.wiznet.io/>