

W5100S Errata Sheet

Document History

Ver 1.0.0 (MAY. 22, 2023)	First release (erratum 1)
---------------------------	---------------------------

© 2023 WIZnet Co., Inc. All Rights Reserved.

For more information, visit our website at <https://www.wiznet.io/>

Erratum 1	
Phenomenon	When SPI N bytes data Read Access operation, Data Invalid found
Condition	When reading N bytes of data using SPI ¹ , Data Invalid occurs over a certain clock speed after the first byte access and before the second byte access.
Solution & Recommendation	<p>In the case of W5100S SPI Read Timing, the first byte data requires a minimum delay of "$6 \times \text{SYS_CLK}^2 + 30\text{ns}$" for data validation, and from the second byte, a delay of at least "$3 \times \text{SYS_CLK}$" is required between bytes.</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>T_{FDR}(First Data Ready time) : $6 \times \text{SYS_CLK} + 30\text{ns}$</p> <p>$T_{DR}$(Data Ready time) : $3 \times \text{SYS_CLK}$</p> </div> <p>This issue can be resolved by inserting an additional delay of at least "$3 \times \text{SYS_CLK}$" between bytes during SPI read access operations. (Detailed timing information can be found in 7.4.3 SPI Access Timing in the W5100S datasheet).</p>

¹ The SPI provided by W5100S can access arbitrary length from 1 byte to N bytes depending on the memory size and register specified by the user.

² The W5100S defaults to SYS_CLK operation at 100 MHz, but clock switching allows for 25 MHz operation.