

# Comparison Sheet

Between W5100S and W5100

Version 1.1.0



<http://www.wiznet.io>

## Contents

<b>1</b>	<b>HOST Interface</b> .....	<b>4</b>
<b>2</b>	<b>Ethernet PHY Interface</b> .....	<b>5</b>
<b>3</b>	<b>Register</b> .....	<b>5</b>
3.1	Change & Expansion .....	5
3.2	Addition.....	5
3.3	Removal.....	7
<b>4</b>	<b>Package</b> .....	<b>7</b>
<b>5</b>	<b>Document Revision History</b> .....	<b>8</b>

## List of Figures

Figure 1 W5100S SPI Frame .....	4
Figure 2 W5100 SPI Frame.....	4

# W5100S vs W5100

W5100S 는 W5100 를 기반으로 개발되었으나, W5100 과의 Hardware PIN-to-PIN Compatibility 를 지원하지 않고 Firmware Compatibility 만을 지원한다.

W5100S 는 W5100 과의 Firmware Compatibility 를 위해 W5100 Register Map 과 동일하게 구성되고, 기능 개선을 위해 Register 가 개선되거나 추가된다.

개선된 기능에 관해서는 W5100S Datasheet 를 참고 바란다.

W5100 은 PPPoE 연결 Process 들이 Fully Hardwired Logic 으로 구현된 반면, W5100S 는 다양한 PPPoE 연결 Option 처리를 위해, PPP LCP echo Replay 를 제외한 PPPoE 연결 Process 들은 Software 로 처리한다.

W5100S 는 그 외 ARP-Request, PING-Request 와 같은 SOCKET-less command 를 지원하고, Ethernet PHY register Access 를 지원하고, Power Save 를 위해 Ethernet PHY Power Down Mode 와 System Clock Switch 을 지원한다.

## 1 HOST Interface

HOST Interface		W5100S	W5100
SPI	SCLK Period <sup>(1)</sup>	20ns	70ns
	MISO value on Write Data Phase <sup>(2)</sup>	0x00	0x03
Parallel Bus	ADDR	ADDR[1:0]	ADDR[14:0]
	Direct	X	O
	Indirect	O	O

**Notice** (1) Refer to SPI Timing in each datasheet.  
 (2) SPI Frame




Figure 1 W5100S SPI Frame




Figure 2 W5100 SPI Frame

## 2 Ethernet PHY Interface

Function	W5100S	W5100
Link LED	LNKn, No Blink (Hold Low)	LINKLED, Blink
RX/TX LED	-	RXLED, TXLED
Activity LED	ACTn	-
PHY Operation Mode	By Register PHYCR0[2:0]	By Pins OPMODE[2:0]
Ethernet PHY's Register	Accessible with PHYAR, PHYRR, PHYDIR, PHYDOR and PHYACR.	Inaccessible

## 3 Register

### 3.1 Change & Expansion

REG	W5100S	W5100
MR	AI : Always '1' IND : Always '1'	AI : Configurable IND : Configurable
Sn_MR	Removed PPPoE Mode	
Sn_SR	Removed the PPPoE SOCKET Status - SOCK_PPPOE, SOCK_CLOSING, SOCK_ARP	-
SO_CR	Removed the PPPoE Commands - PCON, PDISCON, PCR, PCN, PCJ	-
SO_IR	Removed the PPPoE Interrupts - PRECV, PFAIL, PNEXT	
Sn_TX_RR	Renamed Sn_TX_RD	-
Sn_RX_WR	Usable	Reserved
PHAR	Additional Dedicated Register for PPPoE Server Hardware Address	Shared with SO_DHAR
PSIDR	Additional Dedicated Register for PPPoE Session ID Register	Shared with SO_DPORT

### 3.2 Addition

REG	Description	Remark
INTPTMR	Interrupt Pending Time Register	Interrupt
IR2	Interrupt Register 2, For Wake On LAN(WOL) over UDP	
IMR2	Interrupt Register 2 Mask, For Mask IR2[WOL]	

<b>MR2</b>	Mode Register 2 cf> System clock can be selectable at 100MHz or 10MHz by MR2[CLKSEL]	Mode	
<b>PMRUR</b>	Maximum Receive Unit Register on PPPoE	PPPoE	
<b>PHAR</b>	PPPoE Server Hardware Address		
<b>PSIDR</b>	PPPoE Session ID		
<b>PHYSR</b>	PHY Status Register	Ethernet PHY	
<b>PHYAR</b>	PHY Address Value Register ('01010')		
<b>PHYRR</b>	PHY Register Address Register		
<b>PHYDIR</b>	PHY Data Input Register		
<b>PHYDOR</b>	PHY Data Output Register		
<b>PHYACR</b>	PHY Action Register		
<b>PHYDIVR</b>	PHY Division Register		
<b>PHYCR</b>	PHY Control Register		
<b>SLCR</b>	SOCKET-less Command Register		SOCKET-less
<b>SLRTR</b>	SOCKET-less Retransmission Time Register		
<b>SLRCR</b>	SOCKET-less Retransmission Count Register		
<b>SLPIPR</b>	SOCKET-less Peer IP Address Register		
<b>SLPHAR</b>	SOCKET-less Peer Hardware Address Register		
<b>PINGSEQR</b>	PING Sequence-number Register		
<b>PINGIDR</b>	PING ID Register		
<b>SLIMR</b>	SOCKET-less Interrupt Mask Register		
<b>SLIR</b>	SOCKET-less Interrupt Register		
<b>CLKLCKR</b>	Clock Lock Register	Lock	
<b>NETLCKR</b>	Network Lock Register		
<b>PHYLCKR</b>	PHY Lock Register		
<b>VERR</b>	Chip Version Register	Version	
<b>TCNTR</b>	Ticker Count Register	Ticker	
<b>TCNTCLR</b>	TCNTR Clear Register		
<b>Sn_RXBUF_SIZE</b>	SOCKET n Receive Buffer Size Register cf) W5100 과 같이 RMSR 을 통해서도 설정 가능하다.	SOCKET	
<b>Sn_TXBUF_SIZE</b>	SOCKET n Transmit Buffer Size Register cf) W5100 과 같이 TMSR 을 통해서도 설정 가능하다.		
<b>Sn_IMR</b>	SOCKET n Interrupt Mask Register		
<b>Sn_FRAGR</b>	SOCKET n Fragment Offset in IP Header		
<b>Sn_MR2</b>	SOCKET n Mode Register 2		
<b>Sn_KPALVTR</b>	SOCKET n Keep-alive Timer Register		

Sn_RTR	SOCKET n Retransmission Time Register
Sn_RCR	SOCKET n Retry Count Register

### 3.3 Removal

REG	Description
PATR	Because some PPPoE Hardwired Logic is replaced with Software

## 4 Package

	W5100S	W5100
Package	W5100S-L 48 LQFP W5100S-Q 48 QFN	80 LQFP

---

## 5 Document Revision History

Version	Date	Descriptions
Ver. 1.0.0	1APR2018	Initial Release
Ver. 1.1.0	6ARP2018	<ol style="list-style-type: none"><li>1. Changed PHYRR to PHYRAR (in <a href="#">3.2 Addition</a>)</li><li>2. Changed Retry to Retransmission in SLRCR (in <a href="#">3.2 Addition</a>)</li></ol>

## Copyright Notice

Copyright 2018 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <https://forum.wiznet.io/>

Sales & Distribution: <mailto:sales@wiznet.io>

For more information, visit our website at <http://www.wiznet.io/>