

# W55MH32 Datasheet

Version 1.0.0



© Copyright 2024 WIZnet Co., Ltd. All rights reserved.



# W55MH32

Enhanced, True Random Number, Hardware Encryption Algorithm Unit, 32-bit MCU with 1024KB Flash, 10/100 Ethernet MAC and PHY, Hardware Internet controller with an integrated full TCP/IP stack, USB, CAN, 17 Timers, 3 ADCs, 2 DACs, Up to 12 communication interface

# Features:

- Encapsulation
- W55MH32L:100QFN
- W55MH32Q:68QFN
- Core: 32-bit Arm® Cortex®-M3 Core
  Up to 216MHz operation
  frequency 2 54DMins (MHz(CoreMark) 10
  - frequency, 2.54DMips/MHz(CoreMark1.0)
    Single-cycle multiplication and hardware division
- Memories
- 1024K bytes of Flash memory
- 96Kbytes of SRAM
- Clock, reset and supply management
- 2.0~3.6V application supply and I/Os
- POR, PDR, and programmable voltage detector (PVD)
- 4 ~ 16MHz crystal oscillator
- Internal 8MHz factory-trimmed RC
- Internal 40kHz RC oscillator with calibration
- 32kHz RTC oscillator with calibration
- Low-power
  - Sleep, Stop and Standby modes
- supply for RTC and backup registers
- 3 x 12-bit, 1 µs A/D converters (up to 12 channels)
- Conversion range: 0 to 3.6V
- Temperature sensor
- 2 x 12-bit D/A converters
- DMA: 12-channel DMA controller
- Ethernet: 10/100M Ethernet MAC and PHY
- Supports following Hardwired TCP/IP Protocols : TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Supports 8 independent sockets simultaneously
- Internal 32Kbytes Memory for Tx/Rx Buffers
- 10BaseT/100BaseTX Ethernet PHY embedded
- Support Auto Negotiation (Full and half duplex, 10 and 100-based)
- LED outputs (Full/Half duplex, Link,Speed, Active)
- Debug mode
- Serial wire debug (SWD) & JTAG interfaces
  Embedded Tracking Module(ETM)
- I/O ports
  - 66(W55MH32L) / 36(W55MH32Q) multifunction bidirectional I/O ports, all mappable on 16 external interrupts
  - All GPIOs can be forced to configure pull-up and pull-down resistors

- Enhanced CRC calculation unit
- 17 Timers
  - 10 x 16-bit timers, each with up to 4 input
- capture/output compare/PWM or pulse counter
- and quadrature (incremental) encoder input
- 2 x 16-bit, advanced motor control PWM timer with dead-time generation and emergency stop
- 2 watchdog timers (Independent and Window)
- SysTick timer 24-bit downcounter
- 2 x 16-bit base timers
- Up to 12 communication interface
- Up to 2 x I2C interfaces(support SMBus/PMBus)
- Up to 5(W55MH32L) / 3(W55MH32Q) x USARTs
- Up to 2 SPI interfaces, 1 multiplexed with I2S interface
- CAN interface(2.0B Active)
- USB 2.0 full-speed interface(Optional internal
- 1.5K pull-up resistor)
- SDIO interface(only W55MH32L)
- Hardware encryption algorithm unit
- Built-in hardware algorithm(DES、AES、SHA)
- Provide a complete high-performance algorithm library
- TRNG: generate sequence of true random numbers
  - Four independent true random sources, which can be configured individually
  - 128BIT random numbers can be generated at
  - one time
  - Optional digital post-processing function
  - Attack detection
- SENSOR: voltage & temperature sensor alarm
  VBAT and VDD voltage can be detected
- independently – Provide temperature detection sensor
- Optional reset or interrupt after alarm
- SRAM scrambling
- Support address and data scrambling
- One Time Programmable (OTP)
  - Support 32 Byte



# Directory

1	SPECIFIC	ATION					
1	.1 Devi	ice overview					
1	.2 Intro	oduction					
	1.2.1	32-bit Arm <sup>®</sup> Cortex <sup>®</sup> -M3 Core					
	1.2.2	TCP/IP Offload Engine (TOE)					
	1.2.3	Embedded Flash memory9					
	1.2.4	Memory Protection Unit(MPU)10					
	1.2.5	Embedded SRAM 10					
	1.2.6	CRC (cyclic redundancy check) calculation unit10					
	1.2.7	Nested vectored interrupt controller (NVIC)10					
	1.2.8	External interrupt/event controller (EXTI)11					
	1.2.9	Clocks and startup11					
	1.2.10	Boot modes11					
	1.2.11	Power supply schemes					
	1.2.12	Power supply supervisor					
	1.2.13	Voltage regulator					
	1.2.14	Low-power modes					
	1.2.15	DMA					
	1.2.16	RTC (real-time clock) and backup registers13					
	1.2.17	Timers and watchdogs 1					
	1.2.18	I2C bus					
	1.2.19	Universal synchronous/asynchronous receiver transmitter (USART)16					
	1.2.20	Serial peripheral interface (SPI)16					
	1.2.21	Audio Interface (I2S)					
	1.2.22	SDIO					
	1.2.23	Controller area network (CAN)					
	1.2.24	Universal serial bus (USB)					
	1.2.25	General-purpose inputs/outputs(GPIO)					
	1.2.26	Analog-to-digital converter(ADC)					
	1.2.27	Digital-to-analog converter(DAC)					
	1.2.28	Temperature sensor					
	1.2.29	Serial wire JTAG debug port(SWJ-DP)18					
	1.2.30	Embedded Tracking Module(ETM)19					
	1.2.31	True random number generator(TRNG)19					
2	PINOUTS	AND PIN DESCRIPTION					



	2.1	W55MH32L
	2.2	W55MH32Q23
3	ELE	CTRICAL CHARACTERISTICS
	3.1	Minimum and maximum values
	3.2	Typical values
	3.3	Typical curves
	3.4	General operating conditions28
	3.5	Operating conditions at power-up / power-down
	3.6	Embedded reset and power control block characteristics
	3.7	Embedded reference voltage
	3.8	Supply current characteristics
	3.9	External clock source characteristics
	3.10	Internal clock source characteristics
	3.11	Crystal Characteristics of Ethernet
	3.12	Wakeup time from low-power mode
	3.13	PLL characteristics
	3.14	Memory characteristics
	3.15	Absolute maximum ratings (electrical sensitivity)
	3.16	I/O port characteristics
	3.17	NRST pin characteristics
	3.18	TIM timer characteristics
	3.19	CAN (controller area network) interface
	3.20	12-bit ADC characteristics
	3.21	DAC electrical parameters
	3.22	Temperature sensor characteristics
4	PAC	KAGE INFORMATION42
5	DOC	UMENT HISTORY INFORMATION



# List of illustrations

Figure 1 W55MH32L package	20
Figure 2 W55MH32Q package	23
Figure 3 W55MH32L pack	44
Figure 4 W55MH32Q pack	46



# List lists

Figure 1 W55MH32L package	
Figure 2 W55MH32Q package	23
Figure 3 W55MH32L pack	
Figure 4 W55MH32Q pack	



# Introduction

This datasheet includes: the basic configuration of W55MH32(such as the capacity of built-in Flash and RAM, the type and quantity of peripheral modules, etc.), the number and assignment of pins, electrical characteristics, package information, etc.



# 1 Specification

## 1.1 Device overview

Table 1 Device Function Configuration Table

F	amily	W55MH32L	W55MH32Q
Flas	h(Kbytes)	1024	1024
SRAM	M(Kbytes)	96	96
	Advanced	2	2
Timers	General-purpose	10	10
	Basic	2	2
	SPI	2	2
	12C	2	2
	USART/UART	5	3
Communication	USB	1	1
	CAN	1	1
	SDIO	1	-
	Ethernet	1	1
GP	IO PORT	66	36
	bit ADC of channels)	3(12channels)	3(12channels)
	bit DAC of channels)	2(2channels)	2(2channels)
True Randon	n Number Module	Support	Support
Hardware Encry	ption Algorithm Unit	Support	Support
Page si	ize (Kbytes)	4	4
CPU	frequency	216M	216M
Operat	ting voltage	2.0~3.6V	2.0~3.6V
Operating	g temperature	-40 to +85°C	-40 to +85°C

## 1.2 Introduction

## 1.2.1 32-bit Arm<sup>®</sup> Cortex<sup>®</sup>-M3 Core

The 32-bit Arm® Cortex®-M3 core provides a cost-effective platform for meeting MCU requirements by reducing pin count and lowering system power consumption, while delivering exceptional computational performance and advanced interrupt system responsiveness.



## 1.2.2 TCP/IP Offload Engine (TOE)

#### **Brief introduction**

The TCP/IP Offload Engine (TOE) is an embedded all-hardware TCP/IP Ethernet controller, which can provide a more concise embedded network access solution. TOE technology enables users to use the hardware TCP/IP protocol stack to implement network access applications.

WIZnet all-hardware TCP/IP stack solution has been proven in many applications for many years, supporting TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE protocols. The TOE embeds 32KB of internal cache for Ethernet packet processing.

The application of TOE technology allows users to implement Ethernet applications with some simple socket programming. Compared to other Ethernet solutions, this solution is faster and easier. Eight independent hardware socket can be used independently. At the same time, the TOE provides a WOL (Wake on LAN) function to reduce system power consumption.

#### Features

- Support full hardware TCP/IP protocols: TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Support 8 independent ports (Socket) simultaneous communication
- Support power-down mode
- Wake on LAN support
- Independent 32K byte transceiver cache
- 10BaseT/100BaseTX Ethernet PHY
- Support auto-negotiation

#### 1.2.3 Embedded Flash memory

Embedded Flash is available for storing programs and data.

Table 2 Supply voltage and Flash Delay level matching table

Flash Delay Level	HCLK(MHz)					
	Voltage Range	Voltage Range				
	2.3V - 3.6V	2.0V - 2.3V				
0	0 < HCLK <= 108	0 < HCLK <= 32				
1	108 < HCLK <= 216	32 < HCLK <= 64				
2	-	64 < HCLK <= 128				
3	-	128 < HCLK <= 192				
4	-	192 < HCLK <= 216				



## 1.2.4 Memory Protection Unit(MPU)

The Memory Protection Unit (MPU) manages CPU access to memory, preventing one task from accidentally corrupting memory or resources used by another active task. This memory area is organized into up to 8 protected areas, which can in turn be subdivided into up to 8 sub-areas. The protected area size can range from 32 bytes to the entire 4 Gbytes of addressable memory.

MPUs are especially useful in applications where some critical or certified code must be protected from misbehavior by other tasks. It is usually managed by RTOS (Real Time Operating System). If a program accesses a memory location that is restricted by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the settings of the MPU area based on the executing process.

#### 1.2.5 Embedded SRAM

Up to 96 KB of built-in SRAM, accessible by the CPU with zero wait states for read and write operations.

## 1.2.6 CRC (cyclic redundancy check) calculation unit

The CRC (Cyclic Redundancy Check) calculation unit uses a fixed polynomial generator (with multiple selectable modes and hardware data processing) to generate a CRC code from a 32-bit data word.

In various applications, CRC-based techniques are used to verify the integrity of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, it provides a means for detecting flash memory errors.

## 1.2.7 Nested vectored interrupt controller (NVIC)

#### 8 priority levels.

- •Closely coupled NVIC gives low-latency interrupt processing
- •Interrupt entry vector table address passed directly to the core
- •Closely coupled NVIC core interface
- •Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- •Support interrupt tail-chaining function
- Processor state automatically saved
- Interrupt entry restored on interrupt exit without additional instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.



## 1.2.8 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period.

## 1.2.9 Clocks and startup

The system clock selection is performed at startup. Upon reset, the internal 8 MHz RC oscillator is chosen as the default CPU clock. Subsequently, an external 4-16 MHz clock with failure monitoring can be selected. If the external clock fails, it is isolated and the system automatically switches to the internal RC oscillator. If interrupts are enabled, the software can receive the corresponding interrupt. Similarly, comprehensive interrupt management for the PLL clock can be enabled when needed, such as when an indirectly utilized external oscillator fails.

Multiple prescalers are available to configure the frequencies of the AHB, high-speed APB (APB2), and low-speed APB (APB1) domains. The maximum frequency for AHB and high-speed APB is 216 MHz, while the maximum frequency for low-speed APB is 108 MHz.

#### 1.2.10 Boot modes

At startup, boot pins are used to select one of three boot options:

- •Boot from program flash memory
- •Boot from System Memory
- •Boot from embedded SRAM

The Bootloader is located in System Memory. It is used to reprogram the Flash memory by using USART1.

#### 1.2.11 Power supply schemes

- VDD: Power supply for I/O pins and internal voltage regulator.
- VSSA, VDDA: Provide power for analog part of ADC, reset module, RC oscillator and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.
- VBAT: Backup power supply for RTC, external clock 32 kHz oscillator and backup registers (through internal power switch) when VDD is turned off.
   Note: Refer to the general operating conditions for each voltage range



#### 1.2.12 Power supply supervisor

W55MH32 integrates an internal Power-On Reset (POR) and Power-Down Reset (PDR) circuit, which remains active at all times to ensure system operates when the supply voltage exceeds 2V. If VDD drops below the preset threshold (VPOR/PDR), the device is forced into a reset state without requiring an external reset circuit.

Additionally, it features a programmable voltage detector (PVD) that monitors the VDD/VDDA supply and compares it with the threshold VPVD. If VDD falls below or rises above VPVD, an interrupt is triggered. The interrupt handler can issue a warning or switch the microcontroller into a safe mode. The PVD function must be enabled through software.

#### 1.2.13 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR mode is used for normal operation.
- LPR mode is used for the stop mode of CPU
- Power down mode is used for CPU standby mode: the regulator output is in a highimpedance state, power to the core circuits is cut off and the regulator enters a zeropower state (however, register and SRAM contents will be lost)

The regulator remains active after reset and is turned off in standby mode, entering a high-impedance output state.

#### 1.2.14 Low-power modes

• Sleep mode

In Sleep mode, only the CPU stops while all peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while preserving SRAM and register contents. In this mode, it cuts off the power supply to all internal 1.1V domains. Additionally, the PLL, HSI RC oscillator, and HSE crystal oscillator are disabled. The regulator can be set to either normal mode or low-power mode.

The microcontroller can be awakened from stop mode by any signal configured as an EXTI signal. These EXTI signals include one of the 16 external I/O pins, the PVD output, the RTC alarm, or a USB wake-up signal.

Standby mode

Standby mode achieves the lowest power consumption. The internal voltage regulator is turned off and cuts the power to all internal 1.1V domains. Additionally, the PLL, HSI RC oscillator, and HSE crystal oscillator are disabled. Upon entering standby mode, SRAM and register contents are lost, but backup register contents remain preserved and the standby circuitry remains operational.



Exit from standby mode can be triggered by an external reset signal on NRST, an IWDG reset, a rising edge on a WKUP pin or an RTC alarm timeout.

**Note:** When entering shutdown or standby mode, the RTC, IWDG, and their respective clocks remain active.

#### 1.2.15 DMA

Supports up to 12 general-purpose DMA channels (DMA1 with 7 channels, DMA2 with 5 channels) for managing data transfers between memory and memory, peripherals and memory, and memory and peripherals. The DMA controller supports circular buffer management, preventing interrupts when a transfer reaches the buffer's end.

Each channel has dedicated hardware DMA request logic and can also be triggered by software. The transfer length, source address, and destination address can all be configured independently via software.

DMA can be used with major peripherals, including SPI/I2S, I2C, USART, advanced/general-purpose/basic timers (TIMx), ADC, DAC, and SDIO.

#### 1.2.16 RTC (real-time clock) and backup registers

The RTC and backup registers are powered through a switch. When VDD is available, the switch selects VDD as the power source; otherwise, power is supplied from the VBAT pin. The backup registers (42 16-bit registers) can store up to 84 bytes of user application data when VDD is turned off. Neither the RTC nor the backup registers are affected by system or power reset sources, and they remain intact when waking up from standby mode.

The real-time clock (RTC) features a continuously running counter that, with appropriate software, provides calendar clock functionality. It also supports alarm interrupts and periodic interrupts. The RTC can be driven by a 32.768 kHz oscillator using an external crystal, an internal low-power RC oscillator, or a high-speed external clock divided by 128. The internal low-power RC oscillator has a typical frequency of 40 kHz. To compensate for natural crystal deviations, the RTC clock can be calibrated using a 512 Hz output signal.

The RTC includes a 32-bit programmable counter, allowing long-duration measurements using a compare register. A 20-bit prescaler is used for the time base clock. By default, when the clock is set to 32.768 kHz, it generates a one-second time reference.



## 1.2.17 Timers and watchdogs

W55MH32series include at most 2 advanced-control timers, 10 general-purpose timers, 2 basic timers, 2 watchdog timers and 1 SysTick timer.

Following table compares the features of the advanced-control, general-purpose and basic timers.

Timer	Counter	Counter	Prescaler	Generate a	Capture/Compare		
	Resolution	Туре	Factor	DMA Request	Channels	Outputs	
TIM1		Up,	Any integer				
TIM8	16-bit	down,	between 1	Yes	4	Yes	
		up/down	and 65536				
TIM2		Up,	Any integer				
TIM3		down,	between 1				
TIM4	16-bit	,		Yes	4	No	
TIM5		up/down	and 65536				
<b>T</b> 1140			Any integer				
TIM9	16-bit	Up	between 1 and	No	2	No	
TIM12			65536				
TIM10			Any integer				
TIM11			between 1		1	No	
TIM13	16-bit	Up	and 65536	No			
TIM14			and 05550				
			Any integer				
TIM6	16-bit	Up	between 1 and	Yes	0	No	
TIM7			65536				

Table 3 TIM configuration table

#### Advanced-control timer (TIM1 and TIM8)

The two advanced control timers (TIM1 and TIM8) can be regarded as three-phase PWM generators with six channels. They feature complementary PWM outputs with deadtime insertion and it can function as fully capable general-purpose timers.

The 4 independent channels can be used for

- Input capture
- Output comparison
- PWM generator (edge- or center-aligned modes)
- Signal pulse output

When configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).



In debug mode, the counters can be frozen, and PWM outputs are disabled, effectively shutting off switches controlled by these outputs. Many features are identical to standard TIM timers, and they share the same internal structure. As a result, advanced control timers can operate in conjunction with TIM timers through the timer linkage function, enabling synchronization or event linking.

#### General-purpose timer(TIM2、TIM3、TIM4、TIM5)

There are up to four synchronizable general-purpose timers embedded in the W55MH32 devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and 4 independent channels each for input capture/output compare, PWM or single-pulse mode output. The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or chaining events. These counters can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are also capable of processing incremental encoder signals as well as digital outputs from 1 to 3 hall-effect sensors.

#### General-purpose timer(TIM10、TIM11、TIM9)

These timers are based on a 16-bit auto-reload counter and a 16-bit prescaler. TIM10 and TIM11 have one independent channel, while TIM9 has two independent channel outputs for input capture/output comparison, PWM or single-pulse output. They can fully synchronize general purpose timers with TIM2, TIM3, TIM4, TIM5. They can also be used as a simple time base.

#### General-purpose timer(TIM13、TIM14、TIM12)

These timers are based on a 16-bit auto-reload counter and a 16-bit prescaler. TIM13 and TIM14 have one independent channel, while TIM12 has two independent channels outputs for input capture/output comparison, PWM or single-pulse output. They can fully synchronize general purpose timers with TIM2, TIM3, TIM4, TIM5. They can also be used as a simple time base.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40kHz internal RC. As it operates independently with the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the system when a problem occurs, or as a free-running timer for application timeout management. The watchdog can be configured to start via software or hardware through option bytes. The counter can be frozen in debug mode.



#### Basic timer TIM6 and TIM7

These timers are mainly used for the generating of DAC triggers. They can also be used as a universal 16-bit time base.

#### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the system when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

#### 1.2.18 I2C bus

Up to two I2C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes. The I2C interface supports 7-bit or 10-bit addressing, and the 7-bit slave mode supports dual-slave addressing. A hardware CRC generation /verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

# 1.2.19 Universal synchronous/asynchronous receiver transmitter (USART)

Three universal synchronous/asynchronous receiver transmitter(USART1, USART2 and USART3) and two universal asynchronous receiver transmitter(UART4 and UART5). The five interfaces provide asynchronous communication, IrDA SIR ENDEC support, Multi-processor communication mode, single-line semi-duplex communication mode and LIN Master/Slave capability.

USART1 interface communication rate can reach 13.5Mbits/s.

USART1, USART2 and USART3 provide hardware management of the CTS and RTS signals, are compliant with ISO7816 smart card mode and SPI-like communication mode.

## 1.2.20 Serial peripheral interface (SPI)

Up to 2 SPI interfaces. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.



### 1.2.21 Audio Interface (I2S)

A standard I2S interface (multiplexed with SPI3) can operate in either master or slave mode. This interface supports 16-bit or 32-bit data transmission and can be configured as either an input or output channel. It supports audio sampling frequencies ranging from 8 kHz to 48 kHz. When configured in master mode, the I2S interface can output a master clock at 256 times the sampling frequency to an external DAC or CODEC (decoder).

#### 1.2.22 SDIO

The SD/SDIO/MMC host interface can support 3 different data bus modes in the MMC Card System Specification 4.2: 1-bit (default), 4-bit, and 8-bit. SDIO Memory Card Specification 2.0 supports two data bus modes: 1-bit (default) and 4-digit. The current chip version can only support one SD/SDIO/MMC version 4.2 card at a time but can simultaneously support multiple MMC version 4.1 or early version cards.

In In addition to SD/SDIO/MMC, this interface is fully compatible with the CE-ATA digital protocol version 1.1.

#### 1.2.23 Controller area network (CAN)

The CAN interface supports protocol of 2.0A and 2.0B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifier as well as extended frames with 29-bit identifier. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

#### 1.2.24 Universal serial bus (USB)

Embedded a full-speed USB device controller, follows the full-speed USB device (12m/s) standard. The endpoint can be configured by software and includes standby/wakeup features. The USB dedicated 48MHz clock is directly generated by the internal master PLL (with a selectable clock source).

#### 1.2.25 General-purpose inputs/outputs (GPIO)

Each GPIO pin can be configured via software as an output (push-pull or open-drain), an input (with or without pull-up or pull-down), or as a multiplexed peripheral function. Most GPIO pins are shared with digital or analog peripheral functions. Except for ports with analog input functionality, all GPIO pins support high-current drive capability.

When necessary, the peripheral function of an I/O pin can be locked through a specific operation to prevent unintended writes to the I/O registers. Additionally, each I/O can be configured with internal pull-up or pull-down resistors, reducing the need for external resistors.

## 1.2.26 Analog-to-digital converter (ADC)

Supports up to three 12-bit Analog-to-Digital Converters (ADCs) with up to 12 external channels, capable of single or scan conversions. In scan mode, conversions are



automatically performed on a selected group of analog inputs.

Additional logic functions available on the ADC interface include:

- Synchronized sampling and hold
- Interleaved sampling and hold
- Single sampling

The ADC can operate with DMA for efficient data transfer.

The analog watchdog function enables highly precise monitoring of one, multiple, or all selected channels. If the monitored signal exceeds a predefined threshold, an interrupt is triggered.

Events generated by standard timers (TIMx) and advanced control timers (TIM1 and TIM8) can be internally cascaded to the ADC for start and injected triggers, allowing applications to synchronize AD conversions with the system clock.

## 1.2.27 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can convert two digital signals into two analog voltage outputs.

This dual digital interface supports the following features:

- Two DAC converters, each with a dedicated output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update functionality
- Noise wave generation
- Triangle wave generation
- Independent or synchronized conversion of both DAC channels
- DMA functionality available for each channel
- External trigger for conversion
- Input reference voltage V\_REF+

The DAC channels can be triggered by the update output of a timer, which can also be connected to different DMA channels.

#### 1.2.28 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the ADC11\_IN16 input channel which is used to convert the sensor output voltage into a digital value

#### 1.2.29 Serial wire JTAG debug port(SWJ-DP)

The embedded SWJ-DP interface combines JTAG and Serial Wire Debug (SWD), allowing connection via either the Serial Wire Debug interface or the JTAG interface. The JTAG TMS and TCK signals share pins with SWDIO and SWCLK, respectively. A specific signal sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.



#### 1.2.30 Embedded Tracking Module (ETM)


Using the Embedded Trace Macrocell (ETM), a high-speed compressed data stream can be output from the CPU core through a minimal number of ETM pins to an external Trace Port Analyzer (TPA) device. This provides developers with clear insights into instruction execution and data flow.

The TPA device can connect to the debugging host via USB, Ethernet, or other highspeed channels. Real-time instruction and data flow can be recorded by debugging software on the host and displayed in the desired format. TPA hardware is available from development tool vendors and is compatible with third-party debugging software.

#### 1.2.31 True random number generator (TRNG)

The TRNG (True Random Number Generator) unit is used to generate a sequence of true random numbers. Each operation produces a 128-bit true random number sequence. It can be configured to generate a CPU interrupt request after random number generation.





## 2.1 W55MH32L




Figure 1 W55MH32L package

#### Table 4 W55MH32L pin description

NO	Pin Name	Туре	I/O Level	Main Function (after reset)	Default/ Description	Remap
1	TXN	AO	-	TXN	TXP/TXN Signal Pair	-
2	TXP	AO	-	ТХР	The differential data is transmitted to the media on the TXP/TXN signal pair.	-
3	AGND	AGND	-	-	Analog ground of ethernet	-
4	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
5	RXN	Al	-	RXN	RXP/RXN Signal Pair	-
6	RXP	Al	-	RXP	The differential data from the media is received on the RXP/RXN signal pair.	-
7	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
8	EXRES	-	-	-	External Reference Resistor It should be connected to an external resistor (12.4KΩ, 1%) needed for biasing of internal analog circuits.	-
9	PE3	-	-	-	-	-
10	VBAT	VBAT	S	-	VBAT	-
11	PC13- TAMPERRTC	I/0	-	PC13	TAMPER-RTC	-



12      OCCUM      VO      PC14      OCCUM      OCCUM        13      OCCUM      VO      PC14      OCCUM      Image: Construction of the second se	NO	Pin Name	Туре	I/O Level	Main Function (after reset)	Default/ Description	Remap
13      PPC15      OSC22_OUT         14      DOSE_2001      1/10      -      PFS      2062_316         15      DSC_10      1      OSC_00           16      OSC_10      -      OSC_00           16      OSC_100      -      OSC_00           17      MRSTT      1      -      REST          17      MST      -      REST          18      PC2      I/O      PAD      MC213_INT2_CTF         12      PAD      I/O      PAD      MC213_INT2_CTF         12      PAD      I/O      PAD      MC217_INT2_CTF         13      I/O      PAD      I/O/O      I/O/O         14      I/O      PAD      I/O/O/O/I/I/O/O          14      I/O      PAD      I/O/O/I/I/O/O/O/I/I/O/O/I/I/O/O/O/I/I/O/O/I/I/O/O/I/I/O/I/I/O/I/I/O/I/I/O/I/I/O/I/I/O/I/I/O/	12		I/0	-	PC14	OSC32_IN	-
14      000-8700      1/0      PF8      ACC 106        15      05C 007      0      05C 007      0      05C 007        16      05C 007      0      05C 007      0      05C 007        17      m8STT      1	13	PC15-	1/0	-	PC15	OSC32 OUT	_
15    05C, IN    1    .    05C, IN    .      17    mRESET    1    .    mRESET    .    .      18    PC2    VIO    PC2    ADC123, IN12    .    .      19    VIDDA    PWR    .    .    .    .    .      20    PA0 WKUP    VIO    .    PA0    .    .    .    .    .    .      21    PA1    VIO    .    PA1    . <td< td=""><td></td><td></td><td></td><td></td><td></td><td>_</td><td></td></td<>						_	
16      005: CUT      0      -      005: CUT      -        18      PC2      1/0      -      04521      - <td></td> <td></td> <td></td> <td></td> <td></td> <td>ADC3_IN0</td> <td></td>						ADC3_IN0	
17      netSetT      1      -      netSetT        18      PC2      I/O      PC2      ADC123_M12      -        19      VDDA      PWR      -      -      WIP/D63712_TG7      -        20      PA0_WRUP      I/O      -      PA0_D01712_TG7      -      -        21      PA1      1/O      -      PA1      TWD_CATTING CTL      -        22      PA2      1/O      -      PA2      TWD_CATTING CTL      -        23      PA3      1/O      -      PA2      TWD_CATTING CTL      -        24      YOD      PWR      -      -      -      -        24      YOD      PA4      SM1_MSC/ADC2_LNM/      -      -        25      PA4      1/O      PA5      SM1_MSC/ADC2_LNM/      -      -        26      PA7      1/O      PA5      SM1_MSC/ADC2_LNM/      -      -        27      PA6      1/O      PA6      SM1_MSC/ADC2_LNM/      -      -        28      PA7      1/O </td <td></td> <td>_</td> <td></td> <td></td> <td>_</td> <td>-</td> <td></td>		_			_	-	
Ha      PC2      MOD      PC2      ACC12 IN12         19      VDD      PA0      WICP POSAT2 C57          20      PA0 WKUP      1/0      PA1      USAT2 C57          21      PA1      1/0      PA1      USAT2 FX/AC12 IN17          21      PA1      1/0      PA2      USAT2 FX/AC12 IN17          22      PA2      1/0      PA3      USAT2 FX/AC12 IN17          23      PA3      1/0      PA3      TXX_CHT2 IN17          24      VD0      PWR             25      PA4      1/0      PA3      S911 SC/L2 IN17          26      PA5      1/0      PA5      S911 SC/L2 IN17          27      PA6      1/0      PA7      TML_2 C11      TML_2 C11         28      PA7      1/0      PA7      TML_2 C11 <t< td=""><td></td><td>_</td><td>-</td><td></td><td>_</td><td>_</td><td>-</td></t<>		_	-		_	_	-
20      PAD_WRUP      I/O      PAD      WKIP PUSATE_CTS/ ACCE2 NOTMAC_CH_ETR/ TWS_CHTTRUE_TR/ TWS_CHTTR	18		1/0	-		ADC123_IN12	-
20      PA/MKUP      // 0      -      PA0      ACC121 NOTWL_CH1 TEK/ INC_CH17106_CH17      -        21      PA1      // 0      -      PA1      UGAD_CH17106_CH17      -        22      PA2      // 0      -      PA2      TWA_CH17106_CH17      -        23      PA3      // 0      -      PA1      UK_CH17106_CH17      -        24      V00      PWR      -      -      -      -        25      PA4      // 0      -      PA4      DACCT17405_CH4      -        25      PA4      // 0      -      PA4      DACCT1405_CH4      -        26      PA5      // 0      -      PA4      DACCT24      -        27      PA6      // 0      -      PA4      DACCT247      -        27      PA5      // 0      -      PA5      DACCT247      -      -        28      PA7      // 0      -      PA5      DACCT247      TMACACT14704      TMACT47104        29      PC4      // 0      -	19	VDDA	PWR	-	-	-	-
L1      PA1      TW0 C1:27TWS C12      -        22      PA2      1/0      -      PA2      TWA2_C117TWS C12      -        23      PA3      1/0      -      PA3      TWA2_C117TWS C12      -        24      VDD      PVR      -      -      -      -        24      VDD      PVR      -      -      -      -        25      PA4      1/0      -      PA4      DWA2_C117TWS C12      -        26      PA5      1/0      -      PA4      DWA2_C127TWS C12      -        27      PA6      1/0      -      PA4      DWA2_C127WS      -        28      PA7      1/0      -      PA4      DWA2_C127WS      TWA3_C147TWS      TWA3_C147TWS        28      PA7      1/0      -      PA7      TWA3_C147TWS      TWA3_C147TWS      TWA1_C147WS        28      PA7      1/0      -      PA7      TWA3_C147TWS      TWA1_C147WS        29      PC4      1/0      -      PC5      AOC1_WR7 TWA3_C147W	20	PA0-WKUP	1/0	-	PA0	ADC123_IN0/TIM2_CH1_ETR/	-
22      PA2      I/O      PA2      USATT2_TXACT21_N2/ TW2_CH17MS_CH2/        23      PA3      I/O      PA3      TW2_CH17MS_CH1/M2        24      VOD      PVR      -      -        25      PA4      I/O      PA4      SP11_NS/LSATT2_CK1/        26      PA4      I/O      PA4      SP11_NS/LSATT2_CK1/        27      PA4      I/O      PA4      SP11_NS/LSATT2_CK1/        28      PA4      I/O      PA4      SP11_NS/LSATT2_CK1/        29      PA4      I/O      PA5      SP11_NS/LSATT2_NA/        20      PC4      I/O      PA6      TW3_CH17_NM_SRIN/      TM41_SRIN        21      PA6      I/O      PA6      SP11_NS/LSATT2_NM/      TM41_SRIN        28      PA7      I/O      PA7      SP11_NS/LSATT2_NM/      TM1_SCH1/M1        28      PA7      I/O      PA6      SP11_NS/LSATT2_NM/      TM1_SCH1/M1        29      PE1      I/O      PR1      ASCT2_NP1/M3_CH1/M1      TM1_SCH1/M1        29      PPC4      I/O      PR1      PR1_	21	PA1	1/0	-	PA1	USART2_RTS/ADC123_IN1/	-
23      PA3      I/0      -      PA3      TM2_CH4TUBS_CH4/      -        24      V00      PWR      -      SP1_MS_USART_SG/      -      -        25      PA4      I/0      -      PA4      DDC_STUSART_SG/      -      -        26      PA5      I/0      -      PA5      SP1_MS0/ADC12_NG/      -      -        27      PA6      I/0      -      PA6      TM3_CH1TUB_KRM/      TIM1_BIN        28      PA7      I/0      -      PA6      TM3_CH1TUB_KRM/      TIM1_CH1N        28      PA7      I/0      -      PA7      TM3_CH1TUB_KRM/      TIM1_CH1N        28      PA7      I/0      -      PC5      AOC12_NH1      -      -        30      PC5      I/0      -      PC5      AOC12_NH1      -      -      -        31      PB0      I/0      PB1      AC12_NH7TM3_CH4/      TIM1_CH2N      TIM1_CH2N        32      PB1      I/0      FT      PF1      -      -      -      -	22	PA2	1/0	-	PA2	USART2_TX/ADC123_IN2/ TIM2_CH3/TIM5_CH3/	-
25      PA4      I/O      -      PA4      SPI_INS/USART2_CK/	23	PA3	1/0	-	PA3	TIM2_CH4/TIM5_CH4/	-
25      PAA      DVO      PAA      DAC_OUTI ADC12_INA        26      PAS      I/O      PAS      DAC_OUTI         27      PA6      I/O      PAS      DAC_OUTI         27      PA6      I/O      PAS      DAC_OUTI         28      PA7      I/O      PA6      TRBL_CHTING, BON/      TMI_DECLINFT        28      PA7      I/O      PA7      PA6      TRBL_CHTING, BON/      TMI_DECLINFT        29      PC4      I/O      PA7      TRBL_CHTING, CHIN/      TUNI_CHIN        20      PC5      I/O      PC4      ADC12_INFT         30      PC5      I/O      PC4      ADC12_INFT         31      PB0      I/O      PE8      ADC12_INFT         32      PB1      I/O      FP      PE1/DEOTI          32      PB1      I/O      FT      PE11           34      PF13      I/O      FT      PE11     <	24	VDD	PWR	-	-	-	
26      PAS      I/O      -      PAS      SPII_SCK/ADC12_IN57      -        27      PA6      I/O      -      PA6      SPII_MISO/ADC12_IN67      TMI_SCH/TUTE        28      PA7      I/O      -      PA7      TMI_SCH/TUTEM_REMOV      TMI_SCH/TUTEM_REMOV        28      PA7      I/O      -      PA7      TMS_CH/TUTEM_CHIN      TMI_SCH/TUTEM_CHIN        29      PC4      I/O      -      PC4      AOC12_INFIX_CHIN      TMI_CHIN        30      PC5      I/O      -      PC4      AOC12_INFIX_CHIN      TMI_CHIN        31      P60      I/O      -      PC4      AOC12_INFIX_CHIN      TMI_CHIN        32      PB1      I/O      FT <pf13< td="">      -      -      -        33      P62      I/O      FT<pf13< td="">      -      -      -      -        34      PF1      I/O      FT      PF13      -      -      -        36      AGND      AO      -      This prive Minus CHIN      -      -        37      AVOD&lt;</pf13<></pf13<>	25	PA4	1/0	-	PA4		_
L2      PAG      I/O      -      PAS      DAC, OUT2      -        27      PA6      I/O      -      PA6      TM3L_SCH_TIM6, SIN//      TM1L_BKIN        28      PA7      I/O      -      PA6      TM3L_SCH_TIM6, SIN//      TM1L_BKIN        28      PA7      I/O      -      PA7      TSH_MSCARC/LIM6/      TM1L_HXIN        29      PC4      I/O      -      PC4      ADC12, IN14      -      -        30      PC5      I/O      -      PC4      ADC12, IN17      TM1L_CH1N      TM1L_CH2N        31      PB0      I/O      -      PE4      ADC12, IN17      TM3L_CH2N      TM1L_CH2N        32      PB1      I/O      -      PE8      ADC12, IN17      TM3L_CH2N      TM1L_CH2N        33      PE2      I/O      FT      PE1/BOOT1      -							<u> </u>
27      PA6      1/0      -      PA6      TM3_CH1      TM1_BKIN        28      PA7      1/0      -      PA7      SPI1_MOSTABCT_UNZ/ TM3_CH1_VIM_CH1/      TM1_BKIN        29      PC4      1/0      -      PC4      ADC1_NIX_CH1      TM1_CH1N        20      PC4      1/0      -      PC4      ADC1_NIX_CH1      -        30      PE0      1/0      -      PE4      ADC1_NIX_CH1      -        31      PE0      1/0      -      PE1      ADC1_NIX_CH1      TM1_CH2N        31      PE0      1/0      -      PE1      ADC1_NIX_CH1      TM1_CH2N        33      PE2      1/0      FT      PE11      -      -      -        34      PE11      1/0      FT      PE13      -      Analog ground of ethernet      -        35      AGM0      AOD      -      -      Band Gap Ontopt Voltage      -        36      AGM0      AOD      -      -      This pin must be connected to a 4.107 capacitor.      -        37	26	PA5	1/0	-	PA5	DAC_OUT2	-
28      PA7      I/O      -      PA7      TMAL_CH2      TMAL_CH1      TMAL_CH1        29      PC4      I/O      -      PC5      ACC12_INIS/TMAL_CH2      TMAL_CH2N      TMAL_CH2N        31      PB0      I/O      -      PB0      ACC12_INIS/TMAL_CH3/      TMAL_CH2N        32      PB1      I/O      -      PB1      ACC12_INIS/TMAL_CH3/      TMAL_CH2N        33      PB2      I/O      FT      PF11      -      -      -        34      PF11      I/O      FT      PF11      -      -      -      -        36      ACMO      AOD      -      -      Analog ground of ethernet      -      -      -        37      AVDD      PWR      -      -      Analog ground of ethernet      -      -      -      -      -      -      -      -      -      -      -	27	PA6	1/0	-	PA6	TIM3_CH1/TIM8_BKIN/ TIM13_CH1	TIM1_BKIN
30      PC5      I/O      PC3      ADC12_IN15         31      PB0      I/O      PB1      ADC12_INST      TIM1_CH2N        32      PB1      I/O      PB1      ADC12_INST      TIM1_CH2N        32      PB1      I/O      PB1      ADC12_INST      TIM1_CH2N        33      PP2      I/O      FT      PS2/DODT1          34      PF11      I/O      FT      PS2/DODT1          36      AGND      AGND       Analog ground of ethernet         36      AGND      AGND       Analog 3.3 power of ethernet         37      AVDD      PWR       Analog ground of ethernet         38      VBG      AO       This pin will be measured as 1.2V at 25°C. It must be infinition in must be connected to a 4.1VF capacitor.         39      TOCAP      AO       This pin must be connected to a 4.1VF capacitor.         40      IV2O      PWR       A 100F capacitor.	28	PA7	1/0	-	PA7	TIM3_CH2/TIM8_CH1N/	TIM1_CH1N
31      PB0      I/O      -      PB0      ACC12_INS/TM3_CH3/ TM8_CH2N      TIM1_CH2N        32      PB1      I/O      -      PB1      ACC12_INS/TM3_CH4/ TM8_CH3N      TIM1_CH2N        33      PB2      I/O      FT      PB1      -      -        34      PF11      I/O      FT      PF11      -      -        36      ACND      FT      PF13      -      -      -        36      ACND      PWR      -      Analog 3.3V power of ethernet      -        37      AVDD      PWR      -      Analog 1.0V power of ethernet      -        38      V8G      AO      -      This pin will be meaced and 25C. It must be      -        38      V8G      AO      -      This pin must be connected to at A.70 F capacitor.      -        39      TOCAP      AO      -      -      This pin must be connected to at A.70 F capacitor.      -        40      IV20      PWR      -      -      A 100F capacitor must be connected to this pin This is the output voltage      -        41 <td< td=""><td></td><td>-</td><td></td><td>-</td><td>-</td><td>ADC12_IN14</td><td>-</td></td<>		-		-	-	ADC12_IN14	-
31      PB0      1/0      -      PB0      Tixe (PR)      IMI_LT2N        32      PB1      1/0      -      PB1      ACC1_2N97TM3_CH4/      TIMI_CH3N        33      PB2      1/0      FT      PB2/800T1      -      -        34      PP11      1/0      FT      PP73      -      -        36      AGND      AGND      -      -      Analog 3.3 y power of ethernet      -        37      AVDD      PWR      -      Analog 5.3 y power of ethernet      -        38      VBG      AO      -      -      This pin will be measured as 1.2V at 25°C. It must be left floating        39      TOCAP      AO      -      -      This pin will be measured as 1.2V at 25°C. It must be left floating        40      1V2O      PWR      -      -      This pin will be capacitor work to be capacitor work	30	PC5	1/0	-	PC5		-
J.2      P51      1/0      -      P51      TM8_CH3N      IMC_UT3N        33      PB2      1/0      PT      PP2R00T1      -      -      -        34      PP11      1/0      PT      PP2R00T1      -      -      -        35      PF13      1/0      PT      PPF14      -      -      -        36      ACND      AGND      -      -      Analog 3.3P power of ethernet      -      -        37      AVDD      PWR      -      Analog 3.3P power of ethernet      -      -        38      VBG      AO      -      -      This pin will be deago Utspt/ Voltage      -      -      This pin will be connected to A.G.G.G.G.G.G.G.G.G.G.G.G.G.G.G.G.G.G.G	31	PB0	I/0	-	PB0	TIM8_CH2N	TIM1_CH2N
33      PE2      I/O      FT      PE2/800T1         34      PF11      I/O      FT      PF13          35      PF13      I/O      FT      PF13          36      AGND      AGND      FT      PF13          36      AGND      AGND      PWR       Analog 3.3V power of ethernet         37      AVDD      PWR       Band Gap Output Voltage         38      VBG      AO       This pin will be measured as 1      Ya 25°C. It must be iett finance        39      TOCAP      AO       This pin will be measured as 1      Ya 25°C. It must be iett finance        40      1V20      PWR        This show output voltage         41      SPDLED      O       SPDLED      This show output voltage          42      LINKLED      O       LINKLED      This show output voltage         43      D	32	PB1	I/0	-	PB1		TIM1_CH3N
35  PF13  I/O  FT  PF13     36  AGND  AGND  -  -  Analog ground of ethernet     37  AVDD  PWR  -  -  Analog 3.3 V power of ethernet     38  VBG  AO  -  -  This pin will be measured as 1.2V at 25%. It must be left floating     38  VBG  AO  -  -  This pin will be measured as 1.2V at 25%. It must be left floating     39  TOCAP  AO  -  -  This pin will be connected to a 4.7U capacitor. The trace length to the capacitor should be short to stabilize the internal signals.     40  1V2O  PWR  -  -  A 10nF capacitor must be connected to this pin    41  SPDLED  O  -  SPDLED  This show the Ethernet Speed status of the connected link    42  LINKLED  O  -  LINKLED  This shows the Ethernet Duples status for the connected link    43  DUPLED  O  -  DUPLED  This shows the Ethernet Duples status for the cave length work at the ter is Carrier sense (CRS) from the active PMD    44  ACTLED  O  -  DUPLED  This show state Ethernet Cuplers status for the cave lengthet mode High: Link is tho starier sense <t< td=""><td>33</td><td>PB2</td><td>1/0</td><td>FT</td><td>PB2/BOOT1</td><td></td><td>-</td></t<>	33	PB2	1/0	FT	PB2/BOOT1		-
36    AGND    AGND    AGND    -    Analog 3.70 power of ethernet    -      37    AVDD    PWR    -    Analog 3.70 power of ethernet    -      38    VBG    AO    -    This pin will be measured as 1.2V at 25°C. It must be left floating    -      39    TOCAP    AO    -    -    This pin will be measured as 1.2V at 25°C. It must be left floating    -      40    TOCAP    AO    -    -    This pin must be connected to a 4.7U capacitor. The trace length to the capacitor structure to a structure at signals.    -    -      40    TV2.0    PWR    -    -    A 10FC capacitor must be connected to this pin regulator    -      41    SPDLED    0    -    SPPOLED    This shows the Ethernet Speed status of the connected to link. Low: 100Mbps    -      42    LINKLED    0    -    LINKLED    This shows the Ethernet Link status. Low: Link is status for the connected link. Low: 100Mbps    -      43    DUPLED    0    -    DUPLED    This shows the Ethernet Duples status of the connected link. Low: Carler sense (CRS) from the active PMD High: Nat Carler sense (CRS) from the active PMD High: Nat Carler sense (CRS) from the actinthere is Carler senses    -	34	PF11	1/0	FT	PF11	-	-
37    AVDD    PWR    -    Analog 3.3 y power of ethemet    -      38    VBG    AO    -    Band Gap Output Voitage    -      39    TOCAP    AO    -    This pin wills be measured as 1.2 v at 25°. (It must be inf floating    -      39    TOCAP    AO    -    This pin wills be measured as 1.2 v at 25°. (It must be inf floating    -      40    TOCAP    AO    -    This pin wills be connected to a 4.1 v at 25°. (It must be inf floating    -      40    TV2O    PWR    -    -    This pin wills be connected to a 4.1 v apt capacitor.    -      40    TV2O    PWR    -    -    A 107 Capacitor must be connected to this pin    -      41    SPDLED    O    -    SPDLED    This shows the Ethernet Speed status of the connected link.    -    -      42    LINKLED    O    -    LINKLED    This shows the Ethernet buplex status.    -    -      43    DUPLED    O    -    LINKLED    This shows the Stabilshed    -    -      44    ACTLED    O    -    ACTLED    ACTLED    This s				FT	PF13		-
38    VBG    AO    -    -    Band Gap Output Voltage This pin will be measured as 1.2V at 25°C. It must be left floating      39    TOCAP    AO    -    -    This pin will be measured as 1.2V at 25°C. It must be left floating    -      40    1VZO    PWR    -    -    This pin must be connected to a 4.7UF capacitor. The trace length to the capacitor should be short to stabilize the internal signal.      40    1VZO    PWR    -    -    A 10fc capacitor must be connected to a 4.7UF capacitor. This is the output voltage of the internal regulator      41    SPDLED    O    -    SPDLED    -    -      42    LINKLED    O    -    LINKLED    This shows the Ethernet Link status. Low: 100Mbps    -      43    DUPLED    O    -    LINKLED    This shows the Ethernet Unik status for the connected link. Low: Full duplex mode    -      44    ACTLED    O    -    ACTLED    This shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (MD) during TX or RX activity.      44    ACTLED    O    -    DUPLED    Carrier sense from the active PMD High: High High High High High High High High						÷ •	-
38    VBG    A0    -    -    This pin will be measured as 1.2V at 25°C. It must be left floating      39    TOCAP    A0    -    -    This pin will be measured as 1.2V at 25°C. It must be connected to a 4.7Uf capacitor.      40    1VZ0    PWR    -    -    The trace length to the capacitor should be short to stabilize the internal regulator      40    1VZ0    PWR    -    -    A 107 capacitor must be connected to this pin      41    SPDLED    O    -    SPDLED    This show the Ethernet Speed tatus of the connected to this pin      42    LINKLED    O    -    SPDLED    This shows the Ethernet Link status.      43    DUPLED    O    -    LINKLED    This shows the Ethernet Lunk status of the connected link.      44    ACTLED    O    -    LINKLED    This shows the Ethernet Link status.      43    DUPLED    O    -    DUPLED    This shows the Ethernet Link status for the connected link.      44    ACTLED    O    -    ACTLED    This shows the Ethernet Speed (CB) from the active PMO High: Lank is not established      45    VCC33    PWR    -    OUPLED    DUPLED <td>37</td> <td>AVDD</td> <td>PWR</td> <td>-</td> <td>-</td> <td></td> <td>-</td>	37	AVDD	PWR	-	-		-
39    TOCAP    A0    -    -    This pin must be connected to a 4-UF capacitor. The trace length to the capacitor should be short to stabilize the internal signals.      40    1V20    PWR    -    -    1.2V Regulator output voltage A 100f capacitor must be connected to this pin This is the output voltage of the internal regulator      41    SPDLED    0    -    SPDLED    -    -      41    SPDLED    0    -    SPDLED    -    -      42    LINKLED    0    -    LINKLED    -    -      43    DUPLED    0    -    LINKLED    -    -      44    ACTLED    0    -    LINKLED    -    -      44    ACTLED    0    -    LINKLED    -    -      43    DUPLED    0    -    DUPLED    -    -      44    ACTLED    0    -    ACTLED    -    -      45    VCC33    PWR    -    -    -    Digital 3.3V Power of ethernet department      46    X1    A1    -    -    Digital 3.3V Power of ethernet d	38	VBG	AO	-	-	This pin will be measured as 1.2V at 25°C. It must be left floating	-
40    1V20    PWR    -    A 10nF capacitor must be connected to this pin    -      41    SPDLED    0    -    SPDLED    This shows the Ethernet Speed status of the connected link.    -      41    SPDLED    0    -    SPDLED    This shows the Ethernet Speed status of the connected link.    -      42    LINKLED    0    -    LINKLED    This shows the Ethernet Link status.    -      43    DUPLED    0    -    LINKLED    This shows the Ethernet Link status of the connected link.    -      44    ACTLED    0    -    DUPLED    This shows the Ethernet Duplex status for the connected link.    -      44    ACTLED    0    -    DUPLED    This shows the Ethernet Duplex status for the connected link.    -      44    ACTLED    0    -    DUPLED    This shows that there is Carrier sense (CRS) from the active PMD    -      45    VCC33    PWR    -    -    Digital 3.3V Power of ethernet department    -      46    XI    AI    -    -    Digital 3.3V Power of ethernet department    -      47    XO    AO </td <td>39</td> <td>ΤΟϹΑΡ</td> <td>AO</td> <td>-</td> <td>-</td> <td>This pin must be connected to a 4.7uF capacitor. The trace length to the capacitor should be short to</td> <td>-</td>	39	ΤΟϹΑΡ	AO	-	-	This pin must be connected to a 4.7uF capacitor. The trace length to the capacitor should be short to	-
41    SPDLED    0    -    SPDLED    This shows the Ethernet Speed status of the connected link. Low: 100Mbps    -      42    LINKLED    0    -    LINKLED    This shows the Ethernet Link status. Low: Link LED    -      42    LINKLED    0    -    LINKLED    This shows the Ethernet Link status. Low: Link is established    -      43    DUPLED    0    -    DUPLED    This shows the Ethernet Duplex status for the connected link. Low: Fluik is not established    -      44    ACTLED    0    -    DUPLED    -    DUPLED      44    ACTLED    0    -    ACTLED    This shows the Ethernet Duplex mode    -      44    ACTLED    0    -    ACTLED    This shows the Ethernet duplex mode    -      44    ACTLED    0    -    ACTLED    This shows that there is Carrier sense (CRS) from the active PMD High: No carrier sense from the active PMD High: No carrier sense    -      45    VCC33    PWR    -    Digital 3.3 Power of ethernet department -    -      46    XI    AI    -    -    Digital 3.3 Power of ethernet department isoscitator (CLKN).3.3V clock should be applied f	40	1V20	PWR	-	-	A 10nF capacitor must be connected to this pin This is the output voltage of the internal regulator	-
42    LINKLED    0    -    LINKLED    This shows the Ethernet Link status. Low: Link is established    -      43    DUPLED    0    -    DUPLED    0    -      43    DUPLED    0    -    DUPLED    This shows the Ethernet Duplex status for the connected link.    -      44    ACTLED    0    -    DUPLED    -    ACtive LED      44    ACTLED    0    -    ACTLED    This shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (PMD) during TX or RX activity.    -      45    VCC33    PWR    -    -    Digital 3.3V Power of ethernet department    -      46    XI    AI    -    -    -    Digital 3.3V clock should be applied for the External Clock input.    -      47    XO    AO    -    -    -    Crystal output Note: Float this ging an external clock being driven through XI/CLKIN    -    -	41	SPDLED	0	-	SPDLED	This shows the Ethernet Speed status of the connected link. Low: 100Mbps High: 10Mbps	-
43DUPLED0-DUPLEDThis shows the Ethernet Duplex status for the connected link. Low: Full-duplex mode High: Half-duplex mode44ACTLED0-ACTLEDACTLED44ACTLED0-ACTLEDThis shows that there is Carrier sense (CRS) from the active PMD) during TX or RX activity. Low: Carrier sense from the active PMD High: No carrier sense45VCC33PWRDigital 3.3V Power of ethernet department46XIAICrystal input / External Clock input implemented, XO should be left unconnected.47XOAOCrystal Output External Clock this in if using an external clock being driven through XI/CLKIN	42	LINKLED	ο	-	LINKLED	This shows the Ethernet Link status. Low: Link is established	-
44ACTLED0-ACTLEDACTLEDThis shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (PMD) during TX or RX activity. Low: Carrier sense from the active PMD High: No carrier sense45VCC33PWRDigital 3.3V Power of ethernet department46XIAICrystal input / External Clock input the External Clock input. This pin can also be connected to single-ended TTL oscillator (CLKIN). 3.3V clock should be applied for implemented, XO should be left unconnected.47X0AOCrystal Output External SDMHz Crystal Output Note: Float this pin if using an external clock being driven through XI/CLKIN-	43	DUPLED	0	-	DUPLED	This shows the Ethernet Duplex status for the connected link. Low: Full-duplex mode	-
45    VCC33    PWR    -    -    Digital 3.3V Power of ethernet department    -      46    XI    AI    -    -    Crystal input / External Clock input External 25MHz Crystal Input.    -      46    XI    AI    -    -    -    Crystal input / External Clock input.      46    XI    AI    -    -    -    Crystal input / External Clock input.      46    XI    AI    -    -    -    Crystal input / External Clock input.      47    XO    AO    -    -    -    Crystal output External 25MHz Crystal Output      47    XO    AO    -    -    -    Crystal output Note: Float this pin if using an external clock being driven through XI/CLKIN    -	44	ACTLED	0	-	ACTLED	Active LED This shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (PMD) during TX or RX activity. Low: Carrier sense from the active PMD	
46    XI    AI    -    Crystal input / External Clock input External 25MHz Crystal Input.      46    XI    AI    -    -    This pin can also be connected to single-ended TTL oscillator (CLKIN). 3.3V clock should be applied for the External Clock input. If this method is implemented, XO should be left unconnected.      47    XO    AO    -    -    Crystal output External 25MHz Crystal Output Note: Float this pin if using an external clock being driven through XI/CLKIN	45	VCC33	PWR	-	-	Digital 3.3V Power of ethernet department	-
47 XO AO - External 25MHz Crystal Output Note: Float this pin if using an external clock being driven through XI/CLKIN	46	XI	AI	-	-	External 25MHz Crystal Input. This pin can also be connected to single-ended TTL oscillator (CLKIN). 3.3V clock should be applied for the External Clock input. If this method is implemented, XO should be left unconnected.	-
	47	хо	AO	-	-	External 25MHz Crystal Output Note: Float this pin if using an external clock being	-
						driven through XI/CLKIN	



NO	Pin Name	Туре	l/O Level	Main Function (after reset)	Default/ Description	Remap
49	PB11	I/0	FT	PB11	I2C2_SDA/USART3_RX	TIM2_CH4
50	VDD	PWR	-	-	-	-
51	PD11	1/0	FT	PD11	-	- TIM4 CH1
52	PD12	1/0	FT	PD12	-	/USART3_RX
53	PD13	1/0	FT	PD13	-	TIM4_CH2
54	PD14	1/0	FT	PD14	-	TIM4_CH3
55 56	PD15 PG2	1/0 1/0	FT FT	PD15 PG2	-	TIM4_CH4
57	PG3	1/0	FT	PG2 PG3	-	-
58	PG4	1/0	FT	PG4	-	-
59	PG5	I/0	FT	PG5	-	-
60	PG6	1/0	FT	PG6	-	-
61 62	PG7 PG8	1/0 1/0	FT FT	PG7 PG8	-	-
63	VDD	PWR	- F1	-	-	-
64	PC6	1/0	FT	PC6	TIM8_CH1/SDIO_D6	TIM3_CH1
65	PC7	1/0	FT	PC7	I2S3_MCK/TIM8_CH2/	TIM3_CH2
66	PC8	1/0	FT	PC8	SDIO_D7 TIM8_CH3/SDIO_D0	TIM3_CH3
67	PC8 PC9	1/0	FT	PC9	TIM8_CH4/SDIO_D0	TIM3_CH4
68	PA8	1/0	FT	PA8	USART1_CK/TIM1_CH1/MCO	-
69	PA9	I/0	FT	PA9	USART1_TX/TIM1_CH2	-
70	PA10	I/0	FT	PA10	USART1_RX/TIM1_CH3	-
71	PMODE2	1	-	-	PHY Operation mode select pins These pins determine the network mode. Refer to the	
72	PMODE1	I	-	-	below table for details.	
73	PMODE0	I	-	-	[2:0]Description2100010BT Half-duplex, Auto- negotiation disabled00110BT Full-duplex, Auto- negotiation disabled010100BT Full-duplex, Auto- negotiation disabled011100BT Full-duplex, Auto- negotiation disabled011100BT Full-duplex, Auto- negotiation disabled111100BT Half-duplex, Auto- negotiation enabled100100BT Half-duplex, Auto- negotiation enabled101Not used110Not used111All capable, Auto-negotiation enabled	-
74	PA11	1/0	-	PA11	USART1_CT5/USBDM CAN_RX/TIM1_CH4	-
75	PA12	1/0	-	PA12	USART1_RTS/USBDP/ CAN_TX/TIM1_ETR	-
76	PA13	1/0	FT	JTMS-SWDIO	-	PA13
77	VDD	PWR	-		-	-
78	PA14	1/0	FT	JTCK-SWCLK		PA14 TIM2 CH1_ETR/
79	PA15	1/0	FT	JTDI	SPI3_NSS/I2S3_WS	PA15/SPI1_NSS
80	PC10	1/0 1/0	FT	PC10	UART4_TX/SDIO_D2	USART3_TX
81 82	PC11 PC12	1/0	FT FT	PC11 PC12	UART4_RX/SDIO_D3 UART5_TX/SDIO_CK	USART3_RX USART3_CK
83	PD0	1/0	FT	PD0	-	CAN_RX
84	PD1	1/0	FT	PD1	-	CAN_TX
85	PD2	1/0	FT	PD2	TIM3_ETR/UART5_RX SDIO_CMD	-
86	PD3	1/0	FT	PD3	-	USART2_CTS
87	PD4	1/0	FT	PD4	-	USART2_RTS
88 89	PD5 PD6	1/0 1/0	FT FT	PD5 PD6	-	USART2_TX USART2 RX
89 90	PD6 PD7	1/0	FT	PD6 PD7	-	USARTZ_RX
91	PB3	1/0	FT	JTDO	SPI3_SCK/I2S3_CK	PB3/TRACESWO TIM2_CH2/
92	PB4	1/0	FT	NJTRST	SPI3_MISO	SPI1_SCK PB4/TIM3_CH1/ SPI1_MISO
93	PB5	1/0	-	PB5	I2C1_SMBA/SPI3_MOSI/I2S3_SD	TIM3_CH2/
94	PB6	1/0	FT	PB6	I2C1_SCL/TIM4_CH1	SPI1_MOSI USART1_TX
95	PB0 PB7	1/0	FT	PB7	12C1_SDA/TIM4_CH2	USART1_TX USART1_RX
96	BOOTO	1	-	BOOTO	-	-
97	PB8	1/0	FT	PB8	TIM4_CH3/SDIO_D4/TIM10_CH1	I2C1_SCL/CAN_RX
98	PB9	1/0	FT	PB9	TIM4_CH4/SDIO_D5/TIM11_CH1	I2C1_SDA/CAN_TX
99	PE1	1/0	FT	PE1	-	-
100	VDD	PWR	-	-	-	



## 2.2 W55MH32Q




Figure 2 W55MH32Q package

Table 5 W55MH32Q	pin description
------------------	-----------------

NO	Pin Name	Туре	I/0 Level	Main Function (after reset)	Default/ Description	Remap
1	TXN	AO	-	TXN	TXP/TXN Signal Pair	-
2	TXP	AO	-	ТХР	The differential data is transmitted to the media on the TXP/TXN signal pair.	-
3	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
4	RXN	AI	-	RXN	RXP/RXN Signal Pair	-
5	RXP	Al	-	RXP	The differential data from the media is received on the RXP/RXN signal pair.	-
6	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
7	EXRES	-	-	-	External Reference Resistor It should be connected to an external resistor (12.4KΩ, 1%) needed for biasing of internal analog circuits.	-
8	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
9	VBAT	VBAT	S	-	VBAT	-
10	PC13- TAMPERRTC	1/0	-	PC13	TAMPER-RTC	-
11	PC14- OSC32_IN	1/0	-	PC14	OSC32_IN	-
12	PC15- OSC32_OUT	1/0	-	PC15	OSC32_OUT	-
13	OSC_IN	-	-	OSC_IN	-	-
14	OSC_OUT	0	-	OSC_OUT	-	-
15	nRESET	1	-	nRESET	-	-
16	VDDA	PWR	-	-	-	-
17	PA0-WKUP	1/0	-	PA0	WKUP/USART2_CTS/ ADC123_IN0/TIM2_CH1_ETR/ TIM5_CH1/TIM8_ETR	-
18	PA3	1/0	-	PA3	USART2_RX/ADC123_IN3/ TIM2_CH4/TIM5_CH4/ TIM9_CH2	-
19	PA4	1/0	-	PA4	SPI1_NSS/USART2_CK/ DAC_OUT1/ADC12_IN4	-
20	PA5	1/0	-	PA5	SPI1_SCK/ADC12_IN5/	-

W55MH32 Datasheet V1.0.0



NO	Pin Name	Туре	I/O Level	Main Function (after reset)	Default/ Description	Remap
					DAC_OUT2	
21	PA6	1/0	-	PA6	SPI1_MISO/ADC12_IN6/ TIM3_CH1/TIM8_BKIN/ TIM13_CH1	TIM1_BKIN
22	PA7	1/0	-	PA7	SPI1_MOSI/ADC12_IN7/ TIM3_CH2/TIM8_CH1N/ TIM14_CH1	TIM1_CH1N
23	PC4	1/0	-	PC4	ADC12_IN14	-
24	PC5	1/0	-	PC5	ADC12_IN15	-
25	PB0	1/0	-	PB0	ADC12_IN8/TIM3_CH3/ TIM8_CH2N	TIM1_CH2N
26	PB1	1/0	_	PB1	ADC12_IN9/TIM3_CH4/	TIM1_CH3N
_					TIM8_CH3N	_
27 28	PB2 PB10	1/0 1/0	FT FT	PB2/BOOT1 PB10	- I2C2_SCL/USART3_TX	- TIM2_CH3
28	PB10	1/0	FT	PB10	12C2_SDA/USART3_TX 12C2_SDA/USART3_RX	TIM2_CH4
30	VDD	PWR	-	-	-	-
31	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
32	VBG	AO	-	-	Band Gap Output Voltage This pin will be measured as 1.2V at 25°C. It must be left floating	-
33	ΤΟϹΑΡ	AO	-	-	External Reference Capacitor This pin must be connected to a 4.7UF capacitor. The trace length to the capacitor should be short to stabilize the internal signals.	-
34	AVDD	PWR	-	-	Analog 3.3V power of ethernet	-
35	1V20	PWR	_	_	<b>1.2V Regulator output voltage</b> A 10nF capacitor must be connected to this pin	
	1120	1.000			This is the output voltage of the internal regulator Speed LED	
36	SPDLED	0	-	SPDLED	This shows the Ethernet Speed status of the connected link. Low: 100Mbps High: 10Mbps	-
37	LINKLED	ο	-	LINKLED	Link LED This shows the Ethernet Link status. Low: Link is established High: Link is not established	-
38	DUPLED	0	-	DUPLED	Duplex LED This shows the Ethernet Duplex status for the connected link. Low: Full-duplex mode High: Half-duplex mode	-
39	ACTLED	0	-	ACTLED	Active LED This shows that there is Carrier sense (CRS) from the active Physical Medium Sub-layer (PMD) during TX or RX activity. Low: Carrier sense from the active PMD	
40	VDD	PWR	-		High: No carrier sense	
40	۷DD	PWK	-	-	Crystal input / External Clock input External 25MHz Crystal Input. This pin can also be connected to single-ended TTL	-
41	XI	AI	-	-	oscillator (CLKIN). 3.3V clock should be applied for the External Clock input. If this method is implemented, XO should be left unconnected.	-
42	ХО	AO	-	-	Crystal output External 25MHz Crystal Output Note: Float this pin if using an external clock being driven through XI/CLKIN	-
43	PA8	1/0	FT	PA8	USART1_CK/TIM1_CH1/MCO	-
44	PA9	1/0	FT	PA9	USART1_TX/TIM1_CH2	-
45	PA10	1/0	FT	PA10	USART1_RX/TIM1_CH3 USART1_CTS/USBDM	-
46	PA11	1/0	-	PA11	CAN_RX/TIM1_CH4	-
47	PA12	1/0	-	PA12	USART1_RTS/USBDP/ CAN_TX/TIM1_ETR	-
48	PA13	1/0	FT	JTMS-SWDIO	-	PA13
49	VDD	PWR	-	-	-	-
50	PMODE2		-	-	PHY Operation mode select pins These pins determine the network mode. Refer to the	-
51	PMODE1	I	-	-	PMODE	-
52	PMODE0	I	-	-	PMODE    [2:0]  Description    2  1  0    0  0  0    10BT Half-duplex, Auto- negotiation disabled    0  0  1    0  0  1    0  0  1    0  0  1    0  1  0    0  1  0    0  1  0    0  1  1    0  1  1    0  1  1	-
					1      0      0      100BT Half-duplex, Auto- negotiation enabled	



NO	Pin Name	Туре	I/O Level	Main Function (after reset)		Default/ Description			Remap
					1	0	1	Not used	
					1	1	0	Not used	
					1	1	1	All capable, Auto-negotiation enabled	
53	PA14	1/0	FT	JTCK-SWCLK				-	PA14
54	PA15	1/0	FT	JTDI				SPI3_NSS/I2S3_WS	TIM2_CH1_ETR/ PA15/SPI1_NSS
55	PC10	1/0	FT	PC10	UART4_TX		UART4_TX	USART3_TX	
56	PC11	1/0	FT	PC11				UART4_RX	USART3_RX
57	PC12	1/0	FT	PC12				UART5_TX	USART3_CK
58	PD5	1/0	FT	PD5				-	USART2_TX
59	PD6	1/0	FT	PD6				-	USART2_RX
60	PB3	1/0	FT	JTDO				SPI3_SCK/I2S3_CK	PB3/TRACESWO TIM2_CH2/ SPI1_SCK
61	PB4	1/0	FT	NJTRST				SPI3_MISO	PB4/TIM3_CH1/ SPI1_MISO
62	PB5	1/0	-	PB5			<b>I2C</b> 1	I_SMBA/SPI3_MOSI/I2S3_SD	TIM3_CH2/ SPI1_MOSI
63	PB6	1/0	FT	PB6				I2C1_SCL/TIM4_CH1	USART1_TX
64	PB7	1/0	FT	PB7				I2C1_SDA/TIM4_CH2	USART1_RX
65	BOOT0	I	-	BOOT0		-		-	-
66	PB8	1/0	FT	PB8				TIM4_CH3/TIM10_CH1	I2C1_SCL/CAN_RX
67	PB9	1/0	FT	PB9				TIM4_CH4/TIM11_CH1	I2C1_SDA/CAN_TX
68	VDD	PWR	-	-				-	-



## 3 Electrical characteristics

#### Parameter conditions

Unless otherwise specified, all voltages are referenced to VSS.

## 3.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and clock frequency by tests in production on 100% of the devices with an ambient temperature at TA =  $25^{\circ}$ C.

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$ ).

## 3.2 Typical values

Unless otherwise specified, typical data are based on TA= $25^{\circ}$ C, VDD=3.3V.They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

## 3.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### Absolute maximum ratings

Loads placed on a device that exceed the values given in the 'Absolute Maximum Ratings' list may result in permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol			Max	Unit
VDD - VSS      External main supply voltage(including VDDA and VDD)(1)		-0.3	3.63	
VIN Input voltage on 5V tolerant pin(2)		Vss-0.3	Vdd+4.0	V
VIIN	Input voltage on any other pin(2)	Vss-0.3	4.0	
ΔVDDx	Variations between different VDD		50	mV
VSSx-VSS	Variations between all the different ground pins	_	50	111¥

Table 6 Voltage characteristics

(1) All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.



#### (2) Contains the VREF-feet.

#### Table 7 Current characteristics

Symbol	Description	Max (1)	Unit
IVDD	Total current into VDD/VDDA power lines (source) (1)	150	
IVSS	Total current out of VSS ground lines (sink) (1)	150	mA
IIO	Output current sunk by any I/O and control pin	25	
	Output current source by any I/Os and control pin	-25	

(1) All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

Table 8 Temperature characteristics

Symbol	Description	Value	Unit
TSTG	Storage temperature range	-65 ~ +150	°C
TJ	Maximum junction temperature	105	°C

Table 9 Electrostatic discharge (ESD) of Ethernet

Symbol	Parameter	Test Condition	Class	Maximum value(1)	Unit
VESD(HBM)	Electrostatic discharge voltage (human body model)	TA = +25 °C conforming to MIL-STD 883F Method 3015.7	2	2000	۷
VESD(MM)	Electrostatic discharge voltage (man machine model)	TA = +25 °C conforming to JEDEC EIA/JESD22 A115-A	В	200	V
VESD(CDM)	Electrostatic discharge voltage (charge device model)	TA = +25 °C conforming to JEDEC JESD22 C101-C		500	V

Table 10 Static latchup of Ethernet

Symbol	Parameter	Test Condition	Class	Maximum value(1)	Unit
LU	Static latch-up class	TA = +25 °C conforming to JESD78A	I	≥ ±200	mA



## 3.4 General operating conditions

Table	11	General	operating	conditions
	•••		000.00.05	

Symbol	Parameter	Condition	Min	Max	Unit
fHCLK	Internal AHB clock frequency	_	0	216	
fPCLK1	fPCLK1 Internal APB1 clock frequency		0	108	MHz
fPCLK2	Internal APB2 clock frequency	_	0	216	
VDD	Standard operating voltage	_	2.0	3.6	v
VDDA(1)	Analog part operating voltage	Must be same with VDD (1)	2.0	3.6	V
VBAT	Backup part operating voltage		1.6	3.6	۷
ТА	Ambient temperature	_	-40	85	°C

(1) It is recommended to power VDD and VDDA from the same source.

## 3.5 Operating conditions at power-up / power-down

The parameters given in the table below are based on the ambient temperature listed under the general operating conditions.

Table 12 Operating conditions at power-up / power-down

Symbol	Parameter	Condition	Min	Max	Unit	
+)/DD	VDD rise time rate		0	8		
tVDD	VDD fall time rate	_	20	8	us/V	

## 3.6 Embedded reset and power control block characteristics

The parameters given in the table below are based on the VDD supply voltages listed under common operating conditions.

Table 13 Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		PLS[2:0]=000 (rising edge)	2.1	2.16	2.26	V	
		PLS[2:0]=000 (falling edge)	2	2.07	2.16	V	
	Programmable voltage	-	PLS[2:0]=001 (rising edge)	2.19	2.26	2.37	V
VPVD	detector level selection	PLS[2:0]=001 (falling edge)	2.09	2.17	2.27	V	
		PLS[2:0]=010 (rising edge)	2.28	2.35	2.48	V	
		PLS[2:0]=010 (falling edge)	2.18	2.26	2.38	V	



		PLS[2:0]=011	2.38	2.48	2.58	V		
		(rising edge)						
		PLS[2:0]=011 2.28		2.36	2.48	V		
		(falling edge)						
		PLS[2:0]=100	2.47	2.55	2.69	V		
		(rising edge)						
		PLS[2:0]=100	2.37	2.45	2.59	v		
		(falling edge)	2.37	2.15	2.37	•		
		PLS[2:0]=101	2.57	2.66	2.79	v		
		(rising edge)	2.57	2.00	2.77	v		
		PLS[2:0]=101	2.47	2.57	2.69	v		
		(falling edge)	2.47	2.57	2.07	v		
		PLS[2:0]=110	2.44	2.7(	2.0	V		
		(rising edge)	2.66	2.76	2.9	V		
		PLS[2:0]=110	2.54	2 (7	2.0	V		
				(falling edge)	2.56	2.67	2.8	V
		PLS[2:0]=111		0.05				
		(rising edge)	2.76	2.85	3	V		
		PLS[2:0]=111						
		(falling edge)	2.66	2.77	2.9	V		
		(Talling edge)						
VPVDhyst(1)	PVD hysteresis	—	—	100	—	mV		
	Power	falling edge	_	1.90	_	v		
VPOR/PDR	on/power							
	down	rising edge	_	2.02	_	V		
	reset threshold							
VPDRhyst(1)	PDR hysteresis	_	-	30	—	mV		
TRSTTEMPO(1)	Reset temporization	_	-	2	_	ms		

(1) Guaranteed by design, not tested in production.

## 3.7 Embedded reference voltage

The parameters given in the table below are based on the VDD supply voltages listed under common operating conditions.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VREFINT	Internal reference voltage	-40°C < TA < +85°C	1.16	1.20	1.24	V
TS_vrefint(1)	ADC sampling time when reading the internal reference voltage	_	_	5.1	17.1	us
TCoeff <sub>(2)</sub>	Temperature coefficient	_	_	_	100	ppm/°C

Table 14 Embedded internal reference voltage

(1) Shortest sampling time can be determined in the application by multiple iterations.



(2) Guaranteed by design, not tested in production.

## 3.8 Supply current characteristics

The current consumption is a composite indicator of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code, etc.

The current consumption is measured as described in the Test Conditions chapter. Current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned
- When the peripherals are enabled: fPCLK1 = fHCLK/2, fPCLK2 = fHCLK Table 15 Current consumption in Run mode

				Тур	p(1)	Max	x(2)		
Symbol	Parameter	r Conditions	Conditions fHCLK	fHCLK		All peripheral s disabled		All peripheral s disabled	Unit
			216MHz	36.29	25.49	38.50	27.56		
			168MHz	27.71	19.27	29.95	21.35		
			72MHz	13.09	9.38	14.93	11.21		
		External	48MHz	9.35	6.93	11.18	8.74	m 4	
			32MHz	6.88	5.25	8.68	7.04	mA	
			24MHz	5.67	4.46	7.41	6.20		
	Supply		16MHz	4.43	3.63	6.16	5.34		
IDD	current in		8MHz	3.28	2.58	4.98	4.54		
	Run mode		128MHz	21.64	15.19	23.89	17.27		
			72MHz	13.03	9.39	15.03	11.31		
		Runs on high-speed	48MHz	9.34	6.92	11.26	8.78		
		internal RC	32MHz	7.55	5.73	8.73	7.08	mA	
			24MHz	5.69	4.49	7.74	6.24		
		(HSI)	16MHz	4.45	3.66	6.21	5.39		
			8MHz	3.30	3.88	5.02	4.57		

(1) The typical value is obtained by testing at TA= $25^{\circ}$ C, VDD=3.3V.

(2) The maximum value is obtained by testing at TA= $85^{\circ}$ C, VDD=3.6V.

(3) The external clock is 8MHz, and the PLL is enabled when fHCLK>8MHz.



#### Power consumption of Ethernet

(Test Condition: VDD=3.3V, AVDD=3.3V, Ta = 25°C)

Table 16 Power Dissipation of Ethernet

Condition	Min	Тур	Max	Unit
100M Link	-	128	-	mA
10M Link	-	75	-	mA
Un-Link (Auto-negotiation mode)	-	65	-	mA
100M Transmitting	-	132	-	mA
10M Transmitting	-	79	-	mA
Power Down mode	-	13	-	mA

Current consumption in Sleep mode, code running from flash.

Table 17 Current consumption in sleep mode, where the code runs in Flash

#### (1) The typical value is obtained by testing at TA= $25^{\circ}$ C, VDD=3.3V.

				Тур	<b>o</b> (1)	Max	x(2)	
Symbol	Parameter	Conditions	fHCLK	All peripheral s enabled		peripriera	All peripheral s disabled	Unit
			216MHz	25.72	7.01	27.73	8.70	
			168MHz	19.46	4.81	21.49	6.58	
			72MHz	9.53	3.25	11.31	4.92	
		External	48MHz	6.99	2.81	8.76	4.51	
		clock(3) Supply	32MHz	5.32	2.54	7.07	4.23	mA
			24MHz	4.50	2.41	6.22	4.09	
			16MHz	3.66	2.28	5.36	3.96	
IDD	current in Sleep		8MHz	2.90	2.17	4.57	3.84	
	mode		128MHz	15.31	4.14	17.36	5.90	
			72MHz	9.47	3.20	11.36	4.93	
		Runs on high-speed	48MHz	6.97	2.80	8.80	4.52	
		internal RC	32MHz	5.32	2.54	7.11	4.26	mA
	oscillator (HSI)	24MHz	4.49	2.41	6.25	4.12		
			16MHz	3.65	2.27	5.39	3.98	
			8MHz	2.89	2.17	4.61	3.87	

(1) The typical value is obtained by testing at TA=25°C, VDD=VBAT=3.3V.

(2) The maximum value is obtained by testing at TA=85°C, VDD=3.6V.

(3) The external clock is 8MHz, and the PLL is enabled when fHCLK>8MHz.



Symbol	Parameter	Conditions	Typ(1)	Max(2)	Unit
cur in S	Supply current	Regulator in Run mode, low-speed and high-speed internal RC oscillators and external high-speed oscillator OFF (no independent watchdog)	210	1290	
	in Stop mode	Regulator in Low-power mode, low- speed and high-speed internal RC oscillators and external high-speed oscillator OFF (no independent watchdog)	150	1220	
ססו	IDD Supply current in Standby	Low-speed internal RC oscillator, external low-speed oscillator and RTC, IWDG OFF	0.7	2.2	
שטו		Low-speed internal RC oscillator ON, external low-speed oscillator and RTC, IWDG OFF	1.0	2.5	uA
		External low-speed oscillator ON, low- speed internal RC oscillator and RTC, IWDG OFF	1.0	2.6	
	mode	External low-speed oscillator and RTC ON, low-speed internal RC oscillator and IWDG OFF	1.3	2.7	
		Low-speed internal RC oscillator and IWDG ON, external low-speed oscillator and RTC OFF	1.0	2.7	
IDD_VBAT	Supply current in backup area	External low-speed oscillator and RTC ON	0.9	1.3	

Table 18 Typical and maximum current consumption in Stop and Standby modes

(1) The typical value is obtained by testing at TA= $25^{\circ}$ C, VDD=VBAT=3.3V.

(2) The maximum value is obtained by testing at TA=85°C, VDD=VBAT=3.6V.

(3) Derived from comprehensive evaluation, not tested in production.

## 3.9 External clock source characteristics

#### High-speed external user clock generated from an external oscillator source

The characteristics given in the table below are measured using a high-speed external clock source, and the ambient temperature and supply voltage meet common operating conditions.

Table 19 High-speed external user clock chara	acteristics
---	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHSE_ext	User external clock source frequency	_	0.615	8	35	MHz



VHSEH	OSC_IN input pin high level voltage		0.48Vdd	_	Vdd	V	
VHSEL	OSC_IN input pin low level voltage		Vss		0.38Vdd		
tw(HSE)	OSC_IN high or low time		5	62.5	_		
tr(HSE) tf(HSE)	OSC_IN rise or fall time		_	4.1	20	ns	
Cin(HSE)	OSC_IN input capacitance	—	—	5	—	pF	
DuCy(HSE)	Duty cycle	_	45	50	55	%	

#### Low-speed external user clock generated from external oscillator source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHSE_ext	User external clock source frequency		_	32.768	1000	KHz
VLSEH	OSC32_IN input pin high level voltage		0.48Vdd	l	VDD	V
VLSEL	OSC32_IN input pin low level voltage		VSS	_	0.38Vdd	v
tw(LSE)	OSC32_IN high or low time	—		_	_	
tw(LSE)			450			ns
tr(LSE)	OCC22 IN rise or fall time					115
tf(LSE)	OSC32_IN rise or fall time		—	_	50	
Cin(LSE)	OSC32_IN input capacitance	—	—	5	—	pF
DuCy(LSE)	Duty cycle	_	30	_	70	%

Table 20 Low-speed external user clock characteristics

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external clock (HSE) can be generated using an oscillator consisting of a crystal/ceramic resonator of 4~16MHz. The information given in this section is based on a comprehensive characterization using the typical external components listed in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics(frequency, package, accuracy).

Note: The crystal resonator mentioned here is what we usually call passive crystal oscillator.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fOSC_IN	Oscillator frequency	_	4	8	16	MHz



			TA = -40°C	_	790	_	
tSU(HSE)	Startup time	VDD is stabilized	TA = 25 °C	_	860	_	us
			TA = 85 °C	_	960	_	

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Note: The crystal resonator mentioned here is what we usually call passive crystal oscillator.

					,		
Symbol	Parameter	Conc	litions	Min	Тур	Max	Unit
			TA = -40°C	_	321	_	
tSU(HSE)(1)	Startup time	VDD is stabilized	TA = 25 °C	_	221	_	
			TA = 85 °C	_	223	_	ms

Table 22 LSE oscillator characteristics (fLSE=32.768kHz)

## 3.10 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions. **High-speed internal (HSI) RC oscillator** 

Table 23 HSI oscillator characteristics	;
---	---

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHSI	frequency	_	_	8	_	MHz
ACCHSI	Accuracy of the HSI oscillator	TA = -40~85°C	-2.5	_	2.5	%
tSU(HSI)	HSI oscillator startup time	_	_	12	_	us
IDD(HSI)	HSI oscillator power consumption	_	_	3.5	_	uA

Low-speed internal (LSI) RC oscillator

Table 24 LSI oscillator characteristics

|--|



fLSI	frequency	—	38	40	42	kHz	
tSU(LSI)	LSI oscillator startup time	_	_	75	_	us	
IDD(LSI)	LSI oscillator power consumption	—	_	0.28	_	uA	

# 3.11 Crystal Characteristics of Ethernet

Table 25 Crystalline properties of Ethernet

Parameter	Range
Frequency	25 MHz
Frequency Tolerance (at 25°C)	±30 ppm
Shunt Capacitance	7pF Max
Drive Level	59.12uW/MHz
Load Capacitance	18pF
Aging (at 25°C)	±3ppm / year Max

## 3.12 Wakeup time from low-power mode

The wakeup times is measured on a wakeup phase with a 8MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering sleep mode

All timings are derived from tests performed under ambient temperature

Table 26 Low-power mode wakeup timings

Symbol	Symbol Parameter		Unit
tWUSLEEP	WUSLEEP Wakeup from sleep mode		CPU clock cycle
tWUSTOP	Wakeup from stop mode(regulator in low-power mode)	12	us
tWUSTDBY	Wakeup from standby mode	1600	us

## 3.13 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 27 PLL characteristics

Symbol	Symbol Parameter		Value			
Symbol	Farameter	Min	Тур	Max(1)	Unit	
	PLL input clock(2)	1	8	32	MHz	
fPLL_IN	PLL input clock duty cycle	40	_	60	%	



fPLL_OUT	OUT PLL multiplier output clock		_	216	MHz
tLOCK	PLL lock time		51.2	87.8	us
Jitter	Cycle-to-cycle jitter	_	_	200	ps

(1) Derived from a comprehensive evaluation, not tested in production.

(2) Care needs to be taken to use the correct frequency multiplier so that the fPLL\_OUT is within the allowable range based on the PLL input clock frequency.

## 3.14 Memory characteristics

#### Flash memory

The characteristics are given at TA = -40 to 85  $^{\circ}$ C unless otherwise specified.

Table 28 Flash memory characteristics

Symbol	Parameter	Conditions	Тур	Unit
tPROG	16-bit programming time	_	50	us
tERASE	Page erase time	—	25	ms
tME	Mass erase time	_	6	S

Table 29 Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
NEND	Endurance	TA = -40~85°C	100	_	_	kcycles
tRET	Data retention	TA = 105°C	20	_	_	years

## 3.15 Absolute maximum ratings (electrical sensitivity)

#### Electrostatic discharge(ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test is compliance with the JESD22-A114/C101 standard.

Symbol	Parameter	Conditions	Туре	Max	Unit
VESD(HBM)	Electrostatic discharge voltage (human body model)	TA =+25 °C, confirming to JEDEC EIA/JESD22- A114	3A	4000	v

## 3.16 I/O port characteristics

General input/output characteristics



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	Low level input voltage			_	1.38	
VIH	Standard IO input high level voltage	_	1.59	Ι	_	v
VIII	IO FT input high level voltage		1.59	_	_	
Vbva	Standard IO Schmitt trigger voltage hysteresis		_	0.21	_	V
Vhys	5V tolerance IO Schmitt trigger voltage hysteresis	_	_	0.21		V
	Input leakage current	VSS ≤ VIN ≤ VDD Standard I/Os	_	Ι	±0.5	
llkg		VIN = 5V, 5V tolerance port	_	Ι	±1	uA
RPU	Weak pull-up equivalent resistor	VIN = VSS	37		38.5	kΩ
RPD	Weak pull-down equivalent resistor	VIN = VDD	43.7	_	45.7	kΩ
CIO	I/O pin capacitance			5		pF

#### Table 31 I/O static characteristics

Output voltage

Table 32 Output Voltage Characteristics

Symbol	Parameter	Conditions	Min	Max	Max
VOL	Output low level voltage	TTL port,l <sub>i0</sub> = +12mA		0.4	
VOH	Output high level voltage	VDD=3.3V	2.9		
VOL	Output low level voltage	CMOS port, $I_{IO} = +14mA$		0.4	
VOH	Output high level voltage	VDD=3.3V	2.9		V
VOL	Output low level voltage	I <sub>IO</sub> = +34mA		1.3	
VOH	Output high level voltage	VDD=3.3V	2		

# 3.17 NRST pin characteristics

#### Table 33 NRST pin characteristics



VIL(NRST)	NRST Input low level voltage	-		1.31	_	v
VIH(NRST)	NRST Input high level voltage	_	_	1.57	_	v
Vhys(NRST)	NRST Schmitt trigger voltage hysteresis	-		260	_	mV
RPU	Weak pull-up equivalent resistor	VIN=VSS	I	37	_	kΩ
VF(NRST)	NRST Input filtered pulse	Ι		120	_	ns
VNF(NRST)	NRST Input not filtered pulse		25	_	_	ns

## 3.18 TIM timer characteristics

Symbol	Parameter	Min	Max	Unit
tres(TIM)	Timer resolution time	1		tTIMxCLK
fEXT	Timer external clock frequency on CH1 to CH4	0	FTIMCLK/2	MHz
ResTIM	Timer resolution	_	16	bit
tCOUNTER	16-bit counter clock period when internal clock is selected	1	65535	tTIMxCLK
tMAX_COUNT	Maximum possible count	_	65535*65535	tTIMxCLK

# 3.19 CAN (controller area network) interface

For more information on the characteristics of the input/output multiplexing function pins (CAN\_TX and CAN\_RX), see the IO Port Characteristics section.

## 3.20 12-bit ADC characteristics

Table 35 ADC ch	naracteristics
-----------------	----------------

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
VDDA	Power supply	_	2.0	3.3	3.6	V
VREF+	Positive reference voltage	_	2.0	_	VDDA	V
fADC	ADC clock frequency	_	0.6	_	14	MHz
fS	Sampling rate	_	0.05	_	1	MHz
fTRIG	External trigger frequency	fADC = 14MHz	_	_	823	kHz
VAIN	Conversion voltage range	_	0		VREF+	۷



RAIN	External input impedance	—	_	—	50	kΩ
RADC	Sampling switch resistance	_	_	_	1	kΩ
CADC	Internal sample and hold capacitor	_	_	_		pF
tCAL	Calibration time	fADC = 14MHz		5.9		us
ICAL	Calibration time			83		1/fADC
tlat	Injection trigger	fADC = 14MHz	_	_	0.214	us
ttat	conversion latency		_	-	3	1/fADC
tlatr	Regular trigger	fADC = 14MHz	_	_	0.143	us
llati	conversion latency		_	_	2	1/fADC
tS	Compling time	fADC = 14MHz	0.107	_	17.1	us
ts	Sampling time		1.5	_	239.5	1/fADC
tSTAB	Power-up time	_	0	0	1	us
	Total conversion time	fADC = 14MHz			18	us
tCONV	(including sampling time)		14 to 252 (tS for sampling +12.5 for successive approximation)			1/fADC

Table 36 RAIN max for fADC = 14MHz

TS(cycles)	tS(us)	Max RAIN( $k\Omega$ )
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	-
239.5	17.11	-

# 3.21 DAC electrical parameters

Table 37 DAC characteristics



	Symbol	Parameter	Min	Тур	Max	Unit	Remark
Ī	VDDA	Analog supply voltage	2.0	-	3.6V	V	
	VREF+	Reference voltage	2.0	-	3.6V	v	VREF+ must always be lower than VDDA
	VSSA	Ground wire	0	-	0	۷	-
	RLOAD	Load resistance with buffer open	5	-	-	kΩ	-
_	RO	Output impedance with buffer off	-	-	15	kΩ	-
	CLOAD	Load capacitance	-	-	50	pF	Bulk capacitor on DAC_OUT pin (buffer on)
	DAC_OUTsmall	DAC_OUT voltage on low side when buffer is on	50	-	-	mV	Gives the
-	DAC_OUTbig	DAC_OUT voltage on high side when buffer is on	-	-	VREF+ - 0.2	V	maximum DAC output span
	DAC_OUTsmall	DAC_OUT voltage on low side with buffer off	-	0.5	-	mV	Gives the
-	DAC_OUTbig	DAC_OUT voltage on high side with buffer off	-	-	VREF+ - 0.03	۷	maximum DAC output span
	DNL	Nonlinear distortion (deviation between 2 consecutive codes - 1LSB)	-	-	+-2	LSB	DAC configured as 12-bit
	INL	Nonlinear accumulation (deviation between the value measured at code i and the line between code DAC_OUT large and code DAC_OUT small)	-	-	+-4	LSB	DAC configured as 12-bit
	Offset Error	Offset error (the deviation between the measured value at code 0x800 and the ideal value V REF+ /2)	-	15	25	mV	With VREF+ = 3.3 V, the DAC is configured as 12-bit
	tSETTLING	Setup time (full scale: 10-bit input code transitions from small to large, DAC_OUT reaches ±1 LSB of its final value)	-	3	4	us	C LOAD ≤ 50 pF, R LOAD ≥ 5kΩ



Update rate	When the input code is a small change (from the value i to i+1 LSB), the large frequency of the correct DAC_OUT is obtained	-	-	1	MS/s	C LOAD ≤ 50 pF, R LOAD ≥ 5kΩ
tWAKEUP	Time to wake up from off state (set ENx bit in DAC control register)	-	6.5	10	us	C LOAD ≤ 50 pF, R LOAD ≥ 5kΩ input code between small and large possible values
PSRR+	Supply rejection ratio (relative to VDDA) (static DC measurement)	-	-60	-50	dB	Without R LOAD , C LOAD ≤ 50 pF


# 3.22 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
Avg_Slope	Average slope	Ι	5	_	mV/°C
V25	Voltage at 25 °C	_	1.43	_	v
tSTART	Startup time	_	_	10	us
TS_temp ADC sampling time when reading the temperature		_	_	17.1	us


Table 38 Temperature sensor characteristics




# 4 Package Information













		SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS		A	1.05	1.1	1.15	
STAND OFF	STAND OFF		0	0.02	0.05	
MOLD THICKNESS		A2		0.9		
L/F THICKNESS		A3	0.203 REF			
LEAD WIDTH		b	0.15	0.2	0.25	
BODY SIZE	Х	D	12 BSC			
DODT SIZE	Y	E	12 BSC			
LEAD PITCH		е	0.4 BSC			
EP SIZE	х	D2	6.1	6.2	6.3	
	Y	E2	6.1	6.2	6.3	
LEAD LENGTH		L	0.25	0.35	0.45	
LEAD TIP TO EXPOSED	к	2.55 REF				
PACKAGE EDGE TOLERA	aaa	0.1				
MOLD FLATNESS	ccc	0.1				
COPLANARITY	eee	0.08				
LEAD OFFSET	bbb	0.07				
EXPOSED PAD OFFSET	fff		0.1			

Figure 3 W55MH32L pack









		SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS		A	0.8	0.85	0.9	
STAND OFF		A1	0	0.02	0.05	
MOLD THICKNESS		A2		0.65		
L/F THICKNESS		A3	0.203 REF			
LEAD WIDTH		b	0.15	0.2	0.25	
BODY SIZE	X	D	8 BSC			
BODT SIZE	Ý	E	8 BSC			
LEAD PITCH		е	0.4 BSC			
EP SIZE	×	D2	5.4	5.5	5.6	
EF SIZE	Ý	E2	5.4	5.5	5.6	
LEAD LENGTH		L	0.3	0.4	0.5	
LEAD TIP TO EXPOSED	к	0.85 REF				
PACKAGE EDGE TOLER	aaa	0.1				
MOLD FLATNESS	ccc	0.1				
COPLANARITY	eee	0.08				
LEAD OFFSET	bbb	0.07				
EXPOSED PAD OFFSET	fff		0.1			

Figure 4 W55MH32Q pack



## 5 Document History Information

Version	Date	Descriptions
Ver. 1.0.0	2024-10-31	Initial Release

# **Copyright Notice**

Copyright 2024 WIZnet.HK, Ltd. All Rights Reserved. Technical Support: <u>support@wiznet.hk</u> Sales & Distribution: <u>sales@wiznet.hk</u> For more information, visit our website at <u>http://www.wiznet.io</u>